A template-based, layer-oriented High Level Synthesis Tool for AI algorithms
☆15Jul 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for tinyHLS
Users that are interested in tinyHLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆26Jul 22, 2026Updated 2 weeks ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- This repo contains the code developed for my master thesis☆13Mar 24, 2022Updated 4 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- My ~/.vim☆19Jul 25, 2026Updated 2 weeks ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 4 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Jun 12, 2017Updated 9 years ago
- On-Device Learning for Low-Power IoT Devices☆15Aug 12, 2023Updated 2 years ago
- ☆16Mar 9, 2021Updated 5 years ago
- Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。☆16Jun 9, 2026Updated 2 months ago
- My Slides☆17Jun 10, 2025Updated last year
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆24Nov 9, 2025Updated 9 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- A lightweight neural network library for ESP32 and Arduino, enabling on-device training and simple predictions like XOR. Ideal for microc…☆15Jan 5, 2026Updated 7 months ago
- Miro[ACM MobiCom '23] Cost-effective On-device Continual Learning over Memory Hierarchy with Miro☆16Feb 1, 2024Updated 2 years ago
- A small C library that implements TOTP, compatible with Google Authenticator☆28Jul 26, 2023Updated 3 years ago
- C++ neural networks with Eigen☆14Jan 23, 2016Updated 10 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- TensorFlow Lite Micro Library in Arduino Style☆18Jul 5, 2024Updated 2 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- MicroTensorFlowLite, an Arduino Friendly version of Tensorflow Lite☆17Jan 21, 2025Updated last year
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- Unified RISC-V Access Platform (UAP) project repository☆27Updated this week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 3 months ago
- ☆14Oct 19, 2019Updated 6 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆22May 26, 2024Updated 2 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- [ICLR 2021] CompOFA: Compound Once-For-All Networks For Faster Multi-Platform Deployment☆25Jan 5, 2023Updated 3 years ago
- plugin for gazebo classic (ROS2-Foxy, gazebo 11) for omnidirectional mecanum robot☆18Nov 30, 2023Updated 2 years ago
- RISC V 32 bit Base ISA Implementation.☆15May 28, 2024Updated 2 years ago
- Official PyTorch implementation of "Meta-prediction Model for Distillation-Aware NAS on Unseen Datasets" (ICLR 2023 notable top 25%)☆26Mar 18, 2024Updated 2 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago