A template-based, layer-oriented High Level Synthesis Tool for AI algorithms
☆13Dec 15, 2025Updated 2 months ago
Alternatives and similar repositories for tinyHLS
Users that are interested in tinyHLS are comparing it to the libraries listed below
Sorting:
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Updated this week
- A small C library that implements TOTP, compatible with Google Authenticator☆27Jul 26, 2023Updated 2 years ago
- CVA6 softcore contest☆22Feb 16, 2026Updated 2 weeks ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆37Feb 16, 2026Updated 2 weeks ago
- ☆21Nov 12, 2025Updated 3 months ago
- This repo contains the code developed for my master thesis☆13Mar 24, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Feb 11, 2026Updated 2 weeks ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- MAUS Arduino USB Mouse Jiggler – Mini Programmable ATtiny85 – Open Source☆38Jan 16, 2026Updated last month
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated last month
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Sep 12, 2022Updated 3 years ago
- Handheld Battery AC and Time Domain characterization tool on Attiny series 2☆14Jan 15, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Kernel Module that implements Paxos protocol☆12Oct 23, 2020Updated 5 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆14Dec 27, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆14Nov 1, 2017Updated 8 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Camera track the tip of a pen to use as a drawing tablet☆14Sep 5, 2021Updated 4 years ago
- ☆11Sep 6, 2025Updated 5 months ago
- Open source digital FPGA based theremin project☆11Jul 13, 2021Updated 4 years ago