adamgallas / SpinalDLA
☆16Updated 11 months ago
Alternatives and similar repositories for SpinalDLA:
Users that are interested in SpinalDLA are comparing it to the libraries listed below
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆17Updated 11 months ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆18Updated last year
- ☆26Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- ☆16Updated 11 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆31Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆10Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- A systolic array matrix multiplier☆24Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆18Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- ☆71Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- 关于移植模型至gemmini的文档☆24Updated 2 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆32Updated 4 years ago
- C++ code for HLS FPGA implementation of transformer☆16Updated 7 months ago
- Open-source of MSD framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- ☆40Updated 4 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆15Updated 9 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- understanding of cocotb (In Chinese Only)☆15Updated last year