A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆116Jun 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for FazyRV
Users that are interested in FazyRV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Risc-V SoC for Tiny Tapeout☆54Jun 10, 2026Updated 3 weeks ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆59Nov 16, 2025Updated 7 months ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- LiteX-based gateware for LimeSDR boards.☆21Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,065Apr 23, 2026Updated 2 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 5 months ago
- Demo projects for various Kintex FPGA boards☆70May 29, 2026Updated last month
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jun 22, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Updated this week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆62Nov 24, 2020Updated 5 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆59Nov 16, 2023Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 6 months ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆227Feb 19, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- RISC-V Nox core☆73Jul 22, 2025Updated 11 months ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆36Jun 2, 2026Updated last month
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆48Sep 19, 2025Updated 9 months ago
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated 2 months ago