meiniKi / FazyRVLinks
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆107Updated last month
Alternatives and similar repositories for FazyRV
Users that are interested in FazyRV are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- A pipelined RISC-V processor☆62Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆52Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- ☆70Updated last year
- ☆60Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Raptor end-to-end FPGA Compiler and GUI☆87Updated 10 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- SAR ADC on tiny tapeout☆43Updated 8 months ago
- ☆85Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- PicoRV☆43Updated 5 years ago