meiniKi / FazyRVLinks
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆106Updated last month
Alternatives and similar repositories for FazyRV
Users that are interested in FazyRV are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- RISC-V Nox core☆68Updated 2 months ago
- A Risc-V SoC for Tiny Tapeout☆37Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- Naive Educational RISC V processor☆88Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆109Updated last year
- A pipelined RISC-V processor☆61Updated last year
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Raptor end-to-end FPGA Compiler and GUI☆85Updated 9 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Virtual Development Board☆62Updated 3 years ago
- ☆70Updated last year
- Wishbone interconnect utilities☆41Updated 7 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 4 months ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- ☆61Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago