meiniKi / FazyRVLinks
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆109Updated last week
Alternatives and similar repositories for FazyRV
Users that are interested in FazyRV are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆75Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Naive Educational RISC V processor☆92Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- ☆71Updated last year
- A Risc-V SoC for Tiny Tapeout☆43Updated 3 weeks ago
- PicoRV☆43Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- RISC-V Nox core☆71Updated 5 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated last week
- ☆60Updated 4 years ago
- RISC-V Processor written in Amaranth HDL