meiniKi / FazyRV
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆70Updated 2 weeks ago
Related projects: ⓘ
- Naive Educational RISC V processor☆69Updated last year
- RISC-V Nox core☆59Updated last month
- A pipelined RISC-V processor☆47Updated 9 months ago
- ☆56Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆39Updated 10 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆34Updated last year
- PicoRV☆43Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆54Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- System on Chip toolkit for Amaranth HDL☆75Updated 2 weeks ago
- Generate Zynq configurations without using the vendor GUI☆29Updated last year
- ☆31Updated last year
- SAR ADC on tiny tapeout☆31Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- VCD Waveform Viewer Extension for VScode☆54Updated this week
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆37Updated this week
- User-friendly explanation of Yosys options☆111Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated last year
- Dual-issue RV64IM processor for fun & learning☆56Updated last year
- An automatic clock gating utility☆40Updated 2 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆89Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆36Updated this week
- Featherweight RISC-V implementation☆52Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆40Updated last month
- ☆22Updated 2 years ago
- ☆35Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- Virtual Development Board☆57Updated 2 years ago