meiniKi / FazyRVView external linksLinks
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆111Feb 3, 2026Updated last week
Alternatives and similar repositories for FazyRV
Users that are interested in FazyRV are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆48Dec 2, 2025Updated 2 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 4, 2026Updated last week
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- RISC-V RV32E core designed for minimal area☆23Nov 17, 2024Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Feb 2, 2026Updated last week
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- LiteX-based gateware for LimeSDR boards.☆18Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,000Dec 14, 2025Updated 2 months ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆58Nov 16, 2025Updated 2 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆158Dec 19, 2025Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last week
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Apr 21, 2024Updated last year
- SKY130 SRAM macros generated by SRAM 22☆18Aug 19, 2025Updated 5 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Feb 1, 2026Updated 2 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated last month
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated 7 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,064Feb 7, 2026Updated last week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- ☆378Apr 13, 2023Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Feb 14, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year