meiniKi / FazyRVLinks
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆93Updated 9 months ago
Alternatives and similar repositories for FazyRV
Users that are interested in FazyRV are comparing it to the libraries listed below
Sorting:
- A pipelined RISC-V processor☆57Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- Naive Educational RISC V processor☆83Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- RISC-V Nox core☆62Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- ☆59Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Demo SoC for SiliconCompiler.☆59Updated last week
- An automatic clock gating utility☆48Updated last month
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- ☆36Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆80Updated 5 months ago
- Drawio => VHDL and Verilog☆55Updated last year
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago