A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
☆121Jun 18, 2026Updated last month
Alternatives and similar repositories for FazyRV
Users that are interested in FazyRV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated 2 weeks ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆41Updated this week
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆60Nov 16, 2025Updated 8 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Updated this week
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- SAR ADC on tiny tapeout☆53Jan 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆19Jul 25, 2023Updated 3 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆785Updated this week
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆71May 29, 2026Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆114Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆490Updated this week
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 5 months ago
- 3-stage RV32IMACZb* processor with debug☆1,078Updated this week
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆44Apr 11, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Jul 18, 2026Updated last week
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆59Nov 16, 2023Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 5 months ago
- End-to-End Open-Source I2C GPIO Expander☆45Updated this week
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 7 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆586Jul 19, 2026Updated last week
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year