tomverbeure / mr1
MR1 formally verified RISC-V CPU
☆54Updated 6 years ago
Alternatives and similar repositories for mr1:
Users that are interested in mr1 are comparing it to the libraries listed below
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated this week
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆77Updated last week
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- Open Processor Architecture☆26Updated 8 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- FPGA Assembly (FASM) Parser and Generator☆91Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- ☆63Updated 6 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- CoreScore☆144Updated last month
- A reimplementation of a tiny stack CPU☆81Updated last year
- LatticeMico32 soft processor☆105Updated 10 years ago
- Yet Another RISC-V Implementation☆90Updated 6 months ago
- ☆77Updated last year
- Simple runtime for Pulp platforms☆42Updated last week
- FuseSoC standard core library☆128Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆154Updated last week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago