tomverbeure / mr1Links
MR1 formally verified RISC-V CPU
☆53Updated 6 years ago
Alternatives and similar repositories for mr1
Users that are interested in mr1 are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Visual Simulation of Register Transfer Logic☆106Updated 2 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Basic RISC-V CPU implementation in VHDL.☆171Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- LatticeMico32 soft processor☆107Updated 11 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 5 months ago
- Naive Educational RISC V processor☆91Updated 3 weeks ago
- CoreScore☆167Updated 2 weeks ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- A Video display simulator☆174Updated 5 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- ☆63Updated 6 years ago