tomverbeure / mr1Links
MR1 formally verified RISC-V CPU
☆53Updated 6 years ago
Alternatives and similar repositories for mr1
Users that are interested in mr1 are comparing it to the libraries listed below
Sorting:
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 10 months ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆74Updated 2 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- A reimplementation of a tiny stack CPU☆84Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆100Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago
- FPGA Assembly (FASM) Parser and Generator☆93Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Another tiny RISC-V implementation☆56Updated 3 years ago
- ☆63Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆48Updated last month
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Visual Simulation of Register Transfer Logic☆99Updated 4 months ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- Dual-issue RV64IM processor for fun & learning☆62Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year