tomverbeure / mr1Links
MR1 formally verified RISC-V CPU
☆53Updated 6 years ago
Alternatives and similar repositories for mr1
Users that are interested in mr1 are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆63Updated 6 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- Naive Educational RISC V processor☆89Updated last week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Yet Another RISC-V Implementation☆98Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- CoreScore☆164Updated 2 months ago
- A Video display simulator☆173Updated 5 months ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Visual Simulation of Register Transfer Logic☆102Updated 2 months ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago