MR1 formally verified RISC-V CPU
☆60Dec 16, 2018Updated 7 years ago
Alternatives and similar repositories for mr1
Users that are interested in mr1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Feb 20, 2020Updated 6 years ago
- A Full Hardware Real-Time Ray-Tracer☆118Nov 16, 2025Updated 11 months ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year
- ☆328Jan 23, 2026Updated 9 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 9 months ago
- ☆17Jan 12, 2021Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- A reimplementation of a tiny stack CPU☆90Dec 8, 2023Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26☆13Dec 22, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An FPGA accelerator for the Auction algorithm used for data association in multiple object target tracking☆10Mar 27, 2023Updated 3 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- Top level CedarEDA integration package☆29Oct 22, 2024Updated 2 years ago
- USB gadget to transform your gestures to keyboard events☆13Nov 27, 2017Updated 8 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- ☆12May 20, 2021Updated 5 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Scala based HDL☆2,054Updated this week
- RISC-V soft core running on Colorlight 5B-74B.☆46Feb 14, 2021Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- Staging area for new features of cocotb☆15Updated this week
- SubRISC: Simple Instruction-Set Computer for IoT edge devices☆16Jun 27, 2018Updated 8 years ago