Chisel implementation of Neural Processing Unit for System on the Chip
☆26Jan 19, 2026Updated 2 months ago
Alternatives and similar repositories for chisel-npu
Users that are interested in chisel-npu are comparing it to the libraries listed below
Sorting:
- ☆243Apr 8, 2024Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- ☆22Nov 3, 2025Updated 4 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 5 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- CNN accelerator implemented with Spinal HDL☆158Jan 29, 2024Updated 2 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- liberty介绍--LIBERATE工具使用☆18Jul 22, 2019Updated 6 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆170Mar 5, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆173Jul 25, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- ☆11Dec 23, 2025Updated 3 months ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆10Jul 1, 2019Updated 6 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- ☆224Jun 25, 2025Updated 8 months ago
- Toy RISC-V LLVM backend☆30Aug 15, 2022Updated 3 years ago
- ☆14Apr 24, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Mar 6, 2026Updated 2 weeks ago