mpskex / chisel-npu
Chisel implementation of Neural Processing Unit for System on the Chip
☆22Updated 3 months ago
Alternatives and similar repositories for chisel-npu:
Users that are interested in chisel-npu are comparing it to the libraries listed below
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆34Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆51Updated last week
- ☆40Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- ☆25Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆47Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- ☆34Updated 2 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- ☆32Updated last week
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆48Updated 6 months ago
- ☆12Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- ☆40Updated 2 years ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- Ratatoskr NoC Simulator☆23Updated 3 years ago
- Simple single-port AXI memory interface☆37Updated 8 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆22Updated 6 months ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated 4 months ago
- The official NaplesPU hardware code repository☆14Updated 5 years ago