mpskex / chisel-npuLinks
Chisel implementation of Neural Processing Unit for System on the Chip
☆21Updated 3 weeks ago
Alternatives and similar repositories for chisel-npu
Users that are interested in chisel-npu are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆28Updated 4 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆47Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- General Purpose AXI Direct Memory Access☆50Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- ☆27Updated 5 years ago
- ☆14Updated 2 years ago
- ☆29Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆49Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆33Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago