mpskex / chisel-npuLinks
Chisel implementation of Neural Processing Unit for System on the Chip
☆21Updated 3 months ago
Alternatives and similar repositories for chisel-npu
Users that are interested in chisel-npu are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- ☆29Updated 5 years ago
- ☆53Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- ☆47Updated 4 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆30Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Updated 5 years ago
- RV64GC Linux Capable RISC-V Core☆26Updated last week
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆34Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆29Updated 2 months ago
- ☆72Updated last week
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 2 months ago
- A small Neural Network Processor for Edge devices.☆12Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 3 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago