Chisel implementation of Neural Processing Unit for System on the Chip
☆36Aug 21, 2026Updated 3 weeks ago
Alternatives and similar repositories for chisel-npu
Users that are interested in chisel-npu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆266Apr 8, 2024Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆170Feb 24, 2025Updated last year
- ☆31Aug 8, 2020Updated 6 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- CNN accelerator implemented with Spinal HDL☆161Jan 29, 2024Updated 2 years ago
- CoralNPU behavior simulator based on MPACT-Sim☆27Jun 10, 2026Updated 3 months ago
- ☆67May 14, 2022Updated 4 years ago
- Theia: ray graphic processing unit☆21Jul 17, 2014Updated 12 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- ☆15Jul 16, 2026Updated 2 months ago
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆47Jan 15, 2024Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆952Aug 18, 2026Updated last month
- ☆22Nov 3, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆185Dec 14, 2019Updated 6 years ago
- PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]☆20Oct 12, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆73Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 11, 2026Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- ☆96Nov 12, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- RV64GC Linux Capable RISC-V Core☆71Aug 7, 2026Updated last month
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 5 years ago
- ☆248Jun 25, 2025Updated last year
- opensource NPU for LLM inference (this run gpt2)☆256Feb 16, 2026Updated 7 months ago
- liberty介绍--LIBERATE工具使用☆18Jul 22, 2019Updated 7 years ago
- 「Chiselを始め たい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago