Chisel implementation of Neural Processing Unit for System on the Chip
☆32May 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for chisel-npu
Users that are interested in chisel-npu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆257Apr 8, 2024Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- RISC-V Integrated Matrix Development Repository☆24May 17, 2026Updated 3 weeks ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- ☆14Feb 24, 2025Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 7 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆22Nov 3, 2025Updated 7 months ago
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- ☆14Nov 11, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆31Aug 8, 2020Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 5 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆174Mar 5, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆913Jun 2, 2026Updated last week
- Open source process design kit for 28nm open process☆83Apr 23, 2024Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆176Jul 25, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21May 27, 2026Updated 2 weeks ago
- ☆11Dec 23, 2025Updated 5 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆34Jun 1, 2026Updated last week
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆11Jul 1, 2019Updated 6 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆57Aug 14, 2024Updated last year
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Updated this week
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- verilog实现systolic array及配套IO☆13Dec 2, 2024Updated last year