kiclu / rv6Links
Pipelined 64-bit RISC-V core
☆14Updated last year
Alternatives and similar repositories for rv6
Users that are interested in rv6 are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 5 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- ☆18Updated this week
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 3 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- ☆23Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆20Updated 4 months ago
- 给NEMU移植Linux Kernel!☆20Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆22Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated 3 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year