kiclu / rv6Links
Pipelined 64-bit RISC-V core
☆15Updated last year
Alternatives and similar repositories for rv6
Users that are interested in rv6 are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated last month
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆12Updated 10 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆32Updated last year
- ☆22Updated 2 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- gem5 相关中文笔记☆14Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- 给NEMU移植Linux Kernel!☆18Updated last week
- ☆22Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- ☆20Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- An almost empty chisel project as a starting point for hardware design☆31Updated 4 months ago
- This repo includes XiangShan's function units☆26Updated last week
- Example of Chisel3 Diplomacy☆11Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆14Updated 2 months ago