Pipelined 64-bit RISC-V core
☆15Mar 7, 2024Updated last year
Alternatives and similar repositories for rv6
Users that are interested in rv6 are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 25, 2026Updated last week
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- ☆27Mar 19, 2021Updated 4 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated 2 weeks ago
- ☆66Aug 5, 2024Updated last year
- ☆12Aug 12, 2022Updated 3 years ago
- memory access workload simulator☆36Jan 26, 2026Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆51Jul 30, 2025Updated 7 months ago
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- A MQTT Client for ComputerCraft☆10Jan 27, 2024Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A collection of algorithms to reverse using partial information various hashes used by Minecraft to seed its ChunkRandom PRNG.☆10Mar 7, 2024Updated last year
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- Minecraft Redstone Compiler☆14Feb 9, 2025Updated last year
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Pipelined RISC-V RV32I Core in Verilog☆41Apr 9, 2023Updated 2 years ago
- A general purpose gpu computation library in odin☆12May 9, 2025Updated 9 months ago