kiclu / rv6Links
Pipelined 64-bit RISC-V core
☆14Updated last year
Alternatives and similar repositories for rv6
Users that are interested in rv6 are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 6 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 6 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 4 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆17Updated 4 months ago
- ☆23Updated 4 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆22Updated 2 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Updated last year
- ☆17Updated 3 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- This repo includes XiangShan's function units☆27Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated 4 months ago
- Open-source non-blocking L2 cache☆50Updated this week
- ☆80Updated last week