kiclu / rv6Links
Pipelined 64-bit RISC-V core
☆14Updated last year
Alternatives and similar repositories for rv6
Users that are interested in rv6 are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 2 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆12Updated 11 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Example of Chisel3 Diplomacy☆11Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆22Updated last week
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆22Updated 2 years ago
- ☆22Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- gem5 相关中文笔记☆15Updated 3 years ago
- AIA IP compliant with the RISC-V AIA spec☆42Updated 5 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆95Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated last month
- ☆65Updated 2 weeks ago
- ☆33Updated 3 months ago