DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.
☆29Nov 26, 2025Updated 10 months ago
Alternatives and similar repositories for DFVG
Users that are interested in DFVG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XtraMAC code repo (Accepted by ISCA2026)☆32Sep 9, 2026Updated last month
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆40Mar 11, 2026Updated 7 months ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆41Nov 13, 2025Updated 11 months ago
- ☆10Feb 26, 2026Updated 8 months ago
- ☆13Apr 15, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆41Jun 3, 2026Updated 4 months ago
- [ASPLOS'26] HILOS: A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMs☆22Jan 18, 2026Updated 9 months ago
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆57Apr 12, 2026Updated 6 months ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated 3 weeks ago
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆40Aug 7, 2026Updated 2 months ago
- A research shell for Alveo V80☆53Updated this week
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- ☆38Nov 28, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FSA: Fusing FlashAttention within a Single Systolic Array☆208Apr 15, 2026Updated 6 months ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 2 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆124Apr 26, 2025Updated last year
- The official implementation of the DAC 2024 paper GQA-LUT☆26Dec 20, 2024Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆144May 10, 2024Updated 2 years ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆40Updated this week
- ☆27Apr 13, 2025Updated last year
- Box3D physics engine converted to Q48.16 fixed-point math: uniform 1/65536 resolution across a ±1.4e14 meter world with stable equilibriu…☆21Oct 18, 2026Updated last week
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆27Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Jun 10, 2026Updated 4 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆35Jul 6, 2025Updated last year
- ☆33Mar 19, 2026Updated 7 months ago
- ☆32Mar 31, 2025Updated last year
- A training-free method for extending the maximum context length of language models☆14Oct 6, 2025Updated last year
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Collection of kernel accelerators optimised for LLM execution☆35Feb 26, 2026Updated 8 months ago
- An execution-driven, cycle-accurate GPU simulator for modern architectures and AI workloads.☆48Updated this week
- XSPdb is a Python-based extension of pdb designed for the XiangShan IP, providing GDB-like "interactive debugging" capabilities.☆10Feb 4, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated last year
- ViTALiTy (HPCA'23) Code Repository☆25Mar 13, 2023Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆40Apr 7, 2026Updated 6 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆63Nov 22, 2023Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆76Aug 1, 2025Updated last year