DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.
☆29Nov 26, 2025Updated 11 months ago
Alternatives and similar repositories for DFVG
Users that are interested in DFVG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XtraMAC code repo (Accepted by ISCA2026)☆33Sep 9, 2026Updated 2 months ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆41Nov 13, 2025Updated last year
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆40Nov 6, 2026Updated last week
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆45Aug 7, 2026Updated 3 months ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Feb 26, 2026Updated 8 months ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆42Nov 4, 2026Updated last week
- [ASPLOS'26] HILOS: A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMs☆22Jan 18, 2026Updated 9 months ago
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆61Apr 12, 2026Updated 7 months ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Nov 6, 2026Updated last week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆144May 10, 2024Updated 2 years ago
- ☆13Apr 15, 2025Updated last year
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A research shell for Alveo V80☆55Nov 3, 2026Updated last week
- ☆38Nov 28, 2024Updated last year
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆210Apr 15, 2026Updated 6 months ago
- The official implementation of the DAC 2024 paper GQA-LUT☆26Dec 20, 2024Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆126Apr 26, 2025Updated last year
- An execution-driven, cycle-accurate GPU simulator for modern architectures and AI workloads.☆65Updated this week
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆179Mar 12, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆27Apr 13, 2025Updated last year
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 10 months ago
- 如果AI拥有良知, 能在《苏丹的游戏》（Sultan's Game）中活下来吗?☆19Aug 7, 2026Updated 3 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆136Jun 27, 2023Updated 3 years ago
- PAM4 Receiver Implementation with AI-Driven HDL Code Generation☆12Aug 15, 2025Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆35Nov 6, 2026Updated last week
- An always-running agent, but is trustworthy and secure.☆11Oct 12, 2026Updated last month
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆227Jul 30, 2026Updated 3 months ago
- A simple first-order simulator for softmax☆11Sep 22, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Collection of kernel accelerators optimised for LLM execution☆35Feb 26, 2026Updated 8 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆34Apr 11, 2024Updated 2 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Box3D physics engine converted to Q48.16 fixed-point math: uniform 1/65536 resolution across a ±1.4e14 meter world with stable equilibriu…☆23Nov 7, 2026Updated last week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆76Aug 1, 2025Updated last year
- ☆13Jun 10, 2026Updated 5 months ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Nov 9, 2022Updated 4 years ago
Are these results useful?