adamgallas / FireFly-v2
[TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neural Network with a Spatiotemporal FPGA Accelerator"
☆16Updated 8 months ago
Alternatives and similar repositories for FireFly-v2:
Users that are interested in FireFly-v2 are comparing it to the libraries listed below
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆16Updated 9 months ago
- ☆17Updated 3 years ago
- ☆13Updated 8 months ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆26Updated 3 months ago
- ☆13Updated 8 months ago
- C++ code for HLS FPGA implementation of transformer☆13Updated 4 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- Spiking Neural Network RTL Implementation☆49Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆48Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆53Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- I will share some useful or interesting papers about neuromorphic processor☆19Updated last month
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆56Updated last year
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆19Updated last year
- ☆14Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆10Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆20Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆39Updated 4 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆78Updated 2 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆72Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- ☆25Updated last month
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆22Updated last month