adamgallas / FireFly-v2
[TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neural Network with a Spatiotemporal FPGA Accelerator"
☆14Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for FireFly-v2
- ☆12Updated 6 months ago
- ☆17Updated 3 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆15Updated 7 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆25Updated last month
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆40Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆16Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆10Updated 3 months ago
- ☆16Updated 2 years ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆10Updated 7 months ago
- ☆13Updated 3 years ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- ☆13Updated 3 years ago
- ☆23Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆85Updated 11 months ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- ☆26Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- C++ code for HLS FPGA implementation of transformer☆12Updated 2 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 2 years ago
- I will share some useful or interesting papers about neuromorphic processor☆17Updated 3 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago