adamgallas / FireFly-v1
[TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Networks with Efficient DSP and Memory Optimization"
☆15Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for FireFly-v1
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆11Updated 3 months ago
- C++ code for HLS FPGA implementation of transformer☆12Updated 2 months ago
- Open-source of MSD framework☆14Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- 关于移植模型至gemmini的文档☆16Updated 2 years ago
- ☆13Updated last year
- ☆17Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- A co-design architecture on sparse attention☆44Updated 3 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆25Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- tpu-systolic-array-weight-stationary☆19Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆17Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆57Updated 2 months ago
- ☆13Updated 3 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆14Updated 6 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- note about IC knowledge☆9Updated 2 years ago
- ☆93Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆113Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆54Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- ☆24Updated 8 months ago
- ☆37Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆14Updated 5 years ago