adamgallas / FireFly-v1Links
[TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Networks with Efficient DSP and Memory Optimization"
☆22Updated last year
Alternatives and similar repositories for FireFly-v1
Users that are interested in FireFly-v1 are comparing it to the libraries listed below
Sorting:
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆106Updated 10 months ago
- ☆18Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆24Updated this week
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆186Updated 11 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 8 months ago
- ☆46Updated 2 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆94Updated 3 weeks ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- ☆17Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆118Updated 4 months ago
- bitfusion verilog implementation☆12Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Updated 3 months ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ☆20Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆172Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- ☆11Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- ☆14Updated 2 years ago
- ☆120Updated 5 years ago