adamgallas / FireFly-v1Links
[TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Networks with Efficient DSP and Memory Optimization"
☆20Updated last year
Alternatives and similar repositories for FireFly-v1
Users that are interested in FireFly-v1 are comparing it to the libraries listed below
Sorting:
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆20Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆97Updated 8 months ago
- Collection of kernel accelerators optimised for LLM execution☆24Updated last week
- ☆17Updated 4 years ago
- ☆18Updated last year
- C++ code for HLS FPGA implementation of transformer☆18Updated last year
- ☆44Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 2 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆175Updated 10 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆134Updated 5 months ago
- ☆11Updated last year
- a Computing In Memory emULATOR framework☆14Updated last year
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- ☆119Updated 5 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆61Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆14Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆112Updated 2 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆27Updated 8 months ago
- ☆19Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆194Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- A co-design architecture on sparse attention☆52Updated 4 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆13Updated 6 months ago