adamgallas / FireFly-v1Links
[TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Networks with Efficient DSP and Memory Optimization"
☆23Updated last year
Alternatives and similar repositories for FireFly-v1
Users that are interested in FireFly-v1 are comparing it to the libraries listed below
Sorting:
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- C++ code for HLS FPGA implementation of transformer☆20Updated last year
- ☆18Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆119Updated last year
- ☆17Updated 4 years ago
- [HPCA 2026] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language Models"☆25Updated last month
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Updated 5 months ago
- ☆20Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Network on chip based neural network accelerator☆10Updated 4 years ago
- ☆46Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆28Updated 11 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- ☆56Updated 2 months ago
- a Computing In Memory emULATOR framework☆14Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆21Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- (Not actively updating)Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆20Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- ☆10Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated 2 years ago
- ☆124Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago