adamgallas / FireFly-v1Links
[TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Networks with Efficient DSP and Memory Optimization"
☆20Updated last year
Alternatives and similar repositories for FireFly-v1
Users that are interested in FireFly-v1 are comparing it to the libraries listed below
Sorting:
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆20Updated last year
- C++ code for HLS FPGA implementation of transformer☆17Updated 11 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- ☆18Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- ☆17Updated 4 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆19Updated 4 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆171Updated 9 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- Open-source of MSD framework☆16Updated last year
- ☆44Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆35Updated 3 weeks ago
- ☆19Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆160Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- A co-design architecture on sparse attention☆51Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器,本设计基于KV260板卡,MpSoC架构均可移植☆13Updated 8 months ago
- Attentionlego☆12Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- ☆14Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year