Tutorials on Vitis AI Created by LogicTronix!
☆34Jul 5, 2024Updated last year
Alternatives and similar repositories for Vitis-AI-Reference-Tutorials
Users that are interested in Vitis-AI-Reference-Tutorials are comparing it to the libraries listed below
Sorting:
- ☆15Jul 15, 2024Updated last year
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated last month
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- ☆28Jul 9, 2025Updated 7 months ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 8 months ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- ☆56Apr 19, 2023Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Original FPGA platform☆71Feb 5, 2026Updated 3 weeks ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆29Nov 9, 2015Updated 10 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last week
- Zynq/FPGA实现CNN手写数字(0-9)识别☆38Dec 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Project work on Spatial modulation and Quadrature Spatial modulation☆11Apr 9, 2018Updated 7 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago