Tutorials on Vitis AI Created by LogicTronix!
☆37Jul 5, 2024Updated 2 years ago
Alternatives and similar repositories for Vitis-AI-Reference-Tutorials
Users that are interested in Vitis-AI-Reference-Tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Jul 15, 2024Updated 2 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- Hardware for OpenZynqSDR☆18Apr 14, 2026Updated 3 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆39Oct 4, 2024Updated last year
- FPGA raycaster engine written in verilog☆14Apr 19, 2019Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 6 months ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated 10 months ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- ☆17Jun 15, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 可运行☆40Jul 1, 2022Updated 4 years ago
- A resource-efficient VHDL-based framework for deploying CNNs and Feedforward Networks on FPGAs, featuring core modules, MNIST examples, a…☆16Mar 10, 2026Updated 4 months ago
- SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.☆13Jun 28, 2020Updated 6 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆42Dec 14, 2024Updated last year
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- LeNet-5 use c achieve☆13Jan 10, 2020Updated 6 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,798Feb 24, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A bunch of coding tutorials for my Youtube videos on Neural Network Quantization.☆31May 21, 2024Updated 2 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 6 months ago
- List Decoder for the Polarization Weight family of Quantum Polar Code.☆12Feb 3, 2025Updated last year
- ☆12Oct 8, 2021Updated 4 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆13Jul 12, 2024Updated 2 years ago
- Project work on Spatial modulation and Quadrature Spatial modulation☆11Apr 9, 2018Updated 8 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog.☆24Oct 29, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Studies on basic hardware and software edge detection algorithms for future Stochastic Computing applications☆10Jul 11, 2021Updated 5 years ago
- ☆13Jul 10, 2024Updated 2 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆20Nov 16, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆45Jan 7, 2025Updated last year