Zero0Hero / yolo_e203_fpgaLinks
Nuclei E203 with yolo accelerator based on xc7k325
☆14Updated last year
Alternatives and similar repositories for yolo_e203_fpga
Users that are interested in yolo_e203_fpga are comparing it to the libraries listed below
Sorting:
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- ☆246Updated last year
- some interesting demos for starters☆82Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆190Updated 9 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆183Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- FPGA☆158Updated last year
- ☆113Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- ☆15Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- ☆10Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- ☆62Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- ☆43Updated 4 years ago