Zero0Hero / yolo_e203_fpgaLinks
Nuclei E203 with yolo accelerator based on xc7k325
☆18Updated last year
Alternatives and similar repositories for yolo_e203_fpga
Users that are interested in yolo_e203_fpga are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆74Updated 7 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆132Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆254Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated 2 weeks ago
- some interesting demos for starters☆85Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- FPGA☆160Updated last year
- ☆55Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆81Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 6 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- FPGA project☆230Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- ☆120Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆32Updated last year
- FPGA实现动态图像识别☆23Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago
- ☆63Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆181Updated 2 years ago