xupsh / Pynq-CV-OV5640Links
Pynq computer vision examples with an OV5640 camera
☆56Updated 5 years ago
Alternatives and similar repositories for Pynq-CV-OV5640
Users that are interested in Pynq-CV-OV5640 are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- PYNQ学习资料☆173Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- 中文:☆107Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- ☆48Updated 7 years ago
- FPGA☆159Updated last year
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 7 months ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆374Updated last year
- DPU on PYNQ☆234Updated 4 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆113Updated 8 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆280Updated 7 years ago
- ☆141Updated 10 years ago
- ☆98Updated 5 years ago
- some interesting demos for starters☆91Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- ☆38Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago