xupsh / Pynq-CV-OV5640Links
Pynq computer vision examples with an OV5640 camera
☆48Updated 5 years ago
Alternatives and similar repositories for Pynq-CV-OV5640
Users that are interested in Pynq-CV-OV5640 are comparing it to the libraries listed below
Sorting:
- PYNQ学习资料☆164Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- ☆46Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- ☆38Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆295Updated 3 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆236Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆74Updated last year
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- 中文:☆101Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆62Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆249Updated 6 years ago
- FPGA☆158Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆58Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated last year