xupsh / Pynq-CV-OV5640
Pynq computer vision examples with an OV5640 camera
☆45Updated 4 years ago
Alternatives and similar repositories for Pynq-CV-OV5640:
Users that are interested in Pynq-CV-OV5640 are comparing it to the libraries listed below
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- PYNQ学习资料☆162Updated 5 years ago
- ☆44Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- ☆39Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- ☆61Updated 2 years ago
- 中文:☆97Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- This project describes how the cv2PYNQ python library was built☆20Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆68Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆49Updated last week
- FPGA实现动态图像识别☆17Updated 4 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆50Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago