vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAs
☆29Updated 3 years ago
Alternatives and similar repositories for The-advanced-work-of-Object-detection-based-on-FPGAs:
Users that are interested in The-advanced-work-of-Object-detection-based-on-FPGAs are comparing it to the libraries listed below
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- ☆26Updated 2 years ago
- ☆52Updated last year
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- ☆17Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- HLS_YOLOV3☆25Updated last year
- 可运行☆31Updated 2 years ago
- ☆21Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆12Updated 8 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆49Updated last week
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆16Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆54Updated 11 months ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA实现动态图像识别☆17Updated 4 years ago
- ☆39Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago