vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAsLinks
☆32Updated 4 years ago
Alternatives and similar repositories for The-advanced-work-of-Object-detection-based-on-FPGAs
Users that are interested in The-advanced-work-of-Object-detection-based-on-FPGAs are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- ☆56Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 10 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- ☆17Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆21Updated 3 years ago
- ☆26Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆18Updated last year
- ☆16Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- 可运行☆38Updated 3 years ago
- HLS_YOLOV3☆25Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆89Updated 8 months ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- FPGA☆159Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆106Updated 10 months ago
- ☆48Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- yolov5-acceleration-fpga☆10Updated 4 months ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago