vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAs
☆26Updated 3 years ago
Alternatives and similar repositories for The-advanced-work-of-Object-detection-based-on-FPGAs:
Users that are interested in The-advanced-work-of-Object-detection-based-on-FPGAs are comparing it to the libraries listed below
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆50Updated last year
- ☆17Updated 2 years ago
- ☆26Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- ☆21Updated 2 years ago
- ☆16Updated 2 years ago
- HLS_YOLOV3☆22Updated last year
- 2020 xilinx summer school☆17Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- A DNN Accelerator implemented with RTL.☆63Updated last week
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- FPGA实现动态图像识别☆15Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆13Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆18Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆33Updated 5 months ago
- ☆39Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago