☆33Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for The-advanced-work-of-Object-detection-based-on-FPGAs
Users that are interested in The-advanced-work-of-Object-detection-based-on-FPGAs are comparing it to the libraries listed below
Sorting:
- ☆11Oct 10, 2019Updated 6 years ago
- ☆16Oct 30, 2022Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39May 27, 2021Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的， 只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆144Jul 20, 2023Updated 2 years ago
- ☆12Jul 1, 2023Updated 2 years ago
- Learning Matchable Image Transformations☆13Sep 10, 2019Updated 6 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- ☆28Feb 5, 2020Updated 6 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆275Apr 1, 2024Updated last year
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆13Jan 11, 2023Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- LeNet-5 use c achieve☆13Jan 10, 2020Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- ☆12Oct 8, 2021Updated 4 years ago
- ☆11Aug 2, 2023Updated 2 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 2 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 7 years ago
- Background Subtraction for complex scenes such as intersections from surveillance cameras☆10Jul 15, 2022Updated 3 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆183Apr 10, 2023Updated 2 years ago
- Some outlier_detection methods: Robust PCA (RPCA), Randomized RPCA, Robust Autoencoder☆10Dec 10, 2018Updated 7 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- 使用肤色颜色空间建模+连通域处理及分析和Harr-cascade 方法进行人脸检测。1建立多种肤色模型，结合数学形态学滤波，完成人脸检测； 2利用Matlab 自带的计算机视觉系统工具箱实现单人及多人的人脸检测。☆13Nov 23, 2018Updated 7 years ago
- ☆13Apr 15, 2025Updated 11 months ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆11Dec 25, 2023Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆17Feb 24, 2021Updated 5 years ago
- ☆21Aug 15, 2018Updated 7 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 5 years ago