vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAsLinks
☆32Updated 4 years ago
Alternatives and similar repositories for The-advanced-work-of-Object-detection-based-on-FPGAs
Users that are interested in The-advanced-work-of-Object-detection-based-on-FPGAs are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆55Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆26Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆21Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- 可运行☆37Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆17Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆99Updated last year
- ☆16Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆81Updated 6 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆70Updated 7 months ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆10Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- FPGA☆158Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- ☆17Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago