BoChen-Ye / Tiny_LeViT_Hardware_Accelerator
This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.
☆16Updated 9 months ago
Alternatives and similar repositories for Tiny_LeViT_Hardware_Accelerator
Users that are interested in Tiny_LeViT_Hardware_Accelerator are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Template for project1 TPU☆18Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆33Updated 6 years ago
- ☆8Updated last year
- Open-source of MSD framework☆16Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆15Updated this week
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- ☆15Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆27Updated 5 years ago
- ☆26Updated 9 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated last year
- ☆17Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆10Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆54Updated 3 months ago
- ☆12Updated last year
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- a Computing In Memory emULATOR framework☆11Updated 11 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆14Updated 8 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago