BoChen-Ye / Tiny_LeViT_Hardware_AcceleratorLinks
This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.
☆25Updated last year
Alternatives and similar repositories for Tiny_LeViT_Hardware_Accelerator
Users that are interested in Tiny_LeViT_Hardware_Accelerator are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆35Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated last week
- A systolic array matrix multiplier☆29Updated 6 years ago
- ☆38Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆28Updated 3 months ago
- ☆58Updated 7 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- ☆19Updated 6 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- C++ code for HLS FPGA implementation of transformer☆18Updated last year
- AI Chip project☆32Updated 4 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆20Updated 11 months ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆26Updated 3 years ago
- Tensor Processing Unit implementation in Verilog☆10Updated 8 months ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆16Updated 11 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆25Updated last year
- ☆36Updated last month
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 3 years ago