BoChen-Ye / Tiny_LeViT_Hardware_AcceleratorLinks
This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.
☆17Updated 9 months ago
Alternatives and similar repositories for Tiny_LeViT_Hardware_Accelerator
Users that are interested in Tiny_LeViT_Hardware_Accelerator are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆16Updated 6 years ago
- Template for project1 TPU☆18Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆33Updated 6 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- a Computing In Memory emULATOR framework☆11Updated last year
- Open-source of MSD framework☆16Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- ☆17Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- ☆28Updated last week
- ☆27Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- ☆15Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆19Updated last month
- This project is to design yolo AI accelerator in verilog HDL.☆16Updated 7 months ago