ZipCPU / zbasicLinks
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
☆44Updated 2 years ago
Alternatives and similar repositories for zbasic
Users that are interested in zbasic are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- ☆61Updated 2 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- OpenFPGA☆33Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- Yosys Plugins☆22Updated 6 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago