ZipCPU / autofpgaLinks
A utility for Composing FPGA designs from Peripherals
☆184Updated 9 months ago
Alternatives and similar repositories for autofpga
Users that are interested in autofpga are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆132Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- Yet Another RISC-V Implementation☆97Updated last year
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated last week
- A Video display simulator☆173Updated 4 months ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 6 months ago
- ☆80Updated last week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Verilog wishbone components☆118Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- ☆112Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- ☆137Updated 9 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year