A utility for Composing FPGA designs from Peripherals
☆188Dec 23, 2024Updated last year
Alternatives and similar repositories for autofpga
Users that are interested in autofpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- A wishbone controlled scope for FPGA's☆90Jan 12, 2024Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆662Mar 10, 2026Updated last month
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small, light weight, RISC CPU soft core☆1,531Dec 8, 2025Updated 4 months ago
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆336Jan 29, 2024Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Small footprint and configurable DRAM core☆496Apr 10, 2026Updated 3 weeks ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆686Jan 8, 2022Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- A Video display simulator☆177May 16, 2025Updated 11 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 3 months ago
- ☆25Feb 26, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆370Apr 25, 2026Updated last week
- VHDL library 4 FPGAs☆185Updated this week
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- ☆26Feb 15, 2025Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆104Oct 3, 2019Updated 6 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆257Apr 18, 2024Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- Build your hardware, easily!☆3,851Updated this week
- Small footprint and configurable embedded FPGA logic analyzer☆203Feb 25, 2026Updated 2 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- An Open-source FPGA IP Generator☆1,094Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week