ZipCPU / autofpga

Related projects ⓘ

Alternatives and complementary repositories for autofpga

• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆115Updated last month
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆122Updated 10 months ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆73Updated 10 months ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆85Updated 2 months ago
• pieter3d / simview
  ☆76Updated 8 months ago
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆148Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆214Updated last month
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆89Updated 3 years ago
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆85Updated 3 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆169Updated this week
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆151Updated 7 months ago
• ldoolitt / vhd2vl
  ☆121Updated last year
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆169Updated this week
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆92Updated 2 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆114Updated 8 years ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆110Updated 4 months ago
• rubund / graywolf
  ☆107Updated 3 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆109Updated 10 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆133Updated 5 months ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆79Updated 5 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆282Updated 9 months ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆71Updated 2 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆212Updated this week
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆148Updated 6 years ago
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆174Updated 2 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆63Updated 2 years ago
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆80Updated 3 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆263Updated 3 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week