sumilao / Zynq-7000-DPU-TRDLinks
Zynq-7000 DPU TRD
☆45Updated 5 years ago
Alternatives and similar repositories for Zynq-7000-DPU-TRD
Users that are interested in Zynq-7000-DPU-TRD are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆55Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆65Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆46Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆47Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆58Updated 2 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago