Zynq-7000 DPU TRD
☆49Jul 19, 2019Updated 7 years ago
Alternatives and similar repositories for Zynq-7000-DPU-TRD
Users that are interested in Zynq-7000-DPU-TRD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 6 years ago
- ☆12May 6, 2019Updated 7 years ago
- FPGA implementation of the Image stitching using FAST. For CPU implementation visit tharaka27-ImageStitcherFAST.☆12Aug 10, 2020Updated 6 years ago
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Mar 16, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 6 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆327Apr 14, 2025Updated last year
- Secure and Fast FPGA-based Hardware Scheduler for Accelerating Task Scheduling in Multi-core Systems☆13Apr 25, 2023Updated 3 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆79Nov 6, 2023Updated 3 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 6 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 8 years ago
- ☆33Mar 30, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 6 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- ☆19Oct 18, 2026Updated 2 weeks ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 29, 2026Updated last week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- ☆17Mar 22, 2021Updated 5 years ago
- A codebase accompanying the paper "Improving Performance Estimation for FPGA-based Accelerators for Convolutional Neural Networks", by Fe…☆13May 27, 2020Updated 6 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 10 years ago
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 10 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 9 years ago
- The Guidance For Installing dpu and some other stuff On Xilinx ZCU102☆14Jan 7, 2020Updated 6 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,813Feb 24, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Jun 28, 2020Updated 6 years ago
- Simple Implementation of the CVPR 2024 Paper "JointSQ: Joint Sparsification-Quantization for Distributed Learning"☆12Dec 29, 2024Updated last year
- A simple tool to pack custom Motorola font package☆14Dec 4, 2024Updated last year
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- ☆22Apr 8, 2025Updated last year
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆394Sep 21, 2026Updated last month