sumilao / Zynq-7000-DPU-TRDView external linksLinks
Zynq-7000 DPU TRD
☆48Jul 19, 2019Updated 6 years ago
Alternatives and similar repositories for Zynq-7000-DPU-TRD
Users that are interested in Zynq-7000-DPU-TRD are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated 2 years ago
- small board to convert linear 3 pin regulator to switching regulator (TO220 compatible, eg 7805)☆11Oct 8, 2015Updated 10 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Mar 16, 2023Updated 2 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 5 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- Native (C/C++ SDK) Si5351 library for Raspberry Pi Pico☆15Nov 19, 2023Updated 2 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 4 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆34Nov 13, 2023Updated 2 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Apr 11, 2022Updated 3 years ago
- ☆17Jun 5, 2024Updated last year
- Filelist generator☆20Feb 3, 2026Updated 2 weeks ago
- Xilinx Virtual Cable Implementation based on ESP8266☆15Aug 25, 2021Updated 4 years ago
- Xilinx Virtual Cable implementation for ESP32☆38Jul 23, 2021Updated 4 years ago
- ☆15Mar 22, 2021Updated 4 years ago
- ☆14Mar 24, 2022Updated 3 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Apr 14, 2025Updated 10 months ago
- APB Logic☆23Jan 22, 2026Updated 3 weeks ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆30Dec 31, 2019Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆77Nov 6, 2023Updated 2 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- This is 8 channels BISS-C FPGA hardware board design☆28Nov 8, 2023Updated 2 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 7 years ago