Zynq-7000 DPU TRD
☆49Jul 19, 2019Updated 7 years ago
Alternatives and similar repositories for Zynq-7000-DPU-TRD
Users that are interested in Zynq-7000-DPU-TRD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 6 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Mar 16, 2023Updated 3 years ago
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆326Apr 14, 2025Updated last year
- ☆19Sep 9, 2026Updated last month
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆79Nov 6, 2023Updated 2 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 8 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- ☆17Mar 22, 2021Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 7 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆38Nov 13, 2023Updated 2 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- ☆22Apr 8, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 10 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,808Feb 24, 2026Updated 7 months ago
- ☆11Jun 28, 2020Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆170Dec 13, 2020Updated 5 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆13Jun 3, 2020Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆40Nov 26, 2023Updated 2 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- use Verilog HDL implemente bicubic interpolation in FPGA☆32Dec 31, 2019Updated 6 years ago
- Portable LLM - A rust library for LLM inference☆11Apr 13, 2024Updated 2 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- Firmware for the Cypress EZ-USB FX3 microcontroller on the FreeSRP☆17Apr 15, 2017Updated 9 years ago
- ☆11Dec 8, 2018Updated 7 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 10 years ago