sumilao / Zynq-7000-DPU-TRDLinks
Zynq-7000 DPU TRD
☆45Updated 6 years ago
Alternatives and similar repositories for Zynq-7000-DPU-TRD
Users that are interested in Zynq-7000-DPU-TRD are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- ☆65Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- DPU on PYNQ☆225Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Vitis HLS Library for FINN☆204Updated this week
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- PYNQ Composabe Overlays☆73Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆71Updated 4 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago