Zynq-7000 DPU TRD
☆49Jul 19, 2019Updated 7 years ago
Alternatives and similar repositories for Zynq-7000-DPU-TRD
Users that are interested in Zynq-7000-DPU-TRD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 6 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Mar 16, 2023Updated 3 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated last year
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 6 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆321Apr 14, 2025Updated last year
- ☆18Updated this week
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆79Nov 6, 2023Updated 2 years ago
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 6 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Systolic array based simple TPU for CNN on PYNQ-Z2☆51Jun 24, 2022Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆923Jul 29, 2024Updated 2 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 8 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 6 years ago
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆37Nov 13, 2023Updated 2 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆275May 6, 2023Updated 3 years ago
- ☆22Apr 8, 2025Updated last year
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 9 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,797Feb 24, 2026Updated 5 months ago
- The Guidance For Installing dpu and some other stuff On Xilinx ZCU102☆15Jan 7, 2020Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆168Dec 13, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆38Jul 8, 2020Updated 6 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆13Jun 3, 2020Updated 6 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 6 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago