LukiBa / zybo_yolo
YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board
☆16Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for zybo_yolo
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- ☆26Updated 2 years ago
- ☆45Updated last year
- HLS_YOLOV3☆20Updated 9 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆35Updated 7 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆65Updated last year
- ☆43Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- ☆32Updated 3 years ago
- ☆15Updated 4 years ago
- 可运行☆28Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆10Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- it is a set for all the respository of the project.☆95Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- ☆20Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- ☆24Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆68Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- CNN Implemetation on ZYNQ-7010☆21Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆67Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆134Updated 9 months ago