LukiBa / zybo_yoloLinks
YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board
☆21Updated 4 years ago
Alternatives and similar repositories for zybo_yolo
Users that are interested in zybo_yolo are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- ☆56Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Pynq computer vision examples with an OV5640 camera☆56Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- HLS_YOLOV3☆25Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆304Updated 7 months ago
- ☆26Updated 3 years ago
- ☆48Updated 7 years ago
- ☆37Updated 4 years ago
- ☆32Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆89Updated 8 months ago
- it is a set for all the respository of the project.☆100Updated 6 years ago
- 可运行☆38Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆134Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 10 months ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- some interesting demos for starters☆89Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- FPGA☆159Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆258Updated last year
- 中文:☆105Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago