LukiBa / zybo_yoloLinks
YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board
☆21Updated 4 years ago
Alternatives and similar repositories for zybo_yolo
Users that are interested in zybo_yolo are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆55Updated 2 years ago
- ☆26Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆52Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- HLS_YOLOV3☆26Updated last year
- ☆47Updated 7 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆301Updated 5 months ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆61Updated 5 years ago
- 可运行☆36Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆82Updated 6 years ago
- ☆31Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆122Updated 2 years ago
- ☆37Updated 4 years ago
- it is a set for all the respository of the project.☆98Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆79Updated 6 months ago
- Tutorials on Vitis AI Created by LogicTronix!☆31Updated last year
- ☆248Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆82Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38Updated 4 years ago
- some interesting demos for starters☆84Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA☆158Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- 文档编写☆13Updated 5 years ago
- ☆62Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago