LukiBa / zybo_yoloLinks
YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board
☆20Updated 3 years ago
Alternatives and similar repositories for zybo_yolo
Users that are interested in zybo_yolo are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆53Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆295Updated 3 months ago
- it is a set for all the respository of the project.☆96Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- ☆46Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆58Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- ☆26Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆68Updated 4 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆62Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated last year
- ☆30Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- HLS_YOLOV3☆26Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 6 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 可运行☆35Updated 3 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- ☆244Updated last year
- some interesting demos for starters☆81Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- 中文:☆101Updated 5 years ago
- ☆37Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago