sefaburakokcu / finn-quantized-yoloLinks
Low-Precision YOLO on PYNQ with FINN
☆34Updated 2 years ago
Alternatives and similar repositories for finn-quantized-yolo
Users that are interested in finn-quantized-yolo are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆97Updated 9 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆14Updated 3 years ago
- ☆56Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆219Updated last year
- 可运行☆38Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆141Updated 10 months ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- ☆14Updated 2 years ago
- yolov5-acceleration-fpga☆10Updated 6 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- ☆123Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆37Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆110Updated 11 months ago
- ☆33Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外 部存储及DDR☆138Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago