sefaburakokcu / finn-quantized-yolo
Low-Precision YOLO on PYNQ with FINN
☆30Updated last year
Alternatives and similar repositories for finn-quantized-yolo:
Users that are interested in finn-quantized-yolo are comparing it to the libraries listed below
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last week
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆37Updated 3 months ago
- ☆50Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆38Updated 2 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 3 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆33Updated 5 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆75Updated 2 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆18Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆33Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆13Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆26Updated 2 years ago
- ☆13Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago