sefaburakokcu / finn-quantized-yoloLinks
Low-Precision YOLO on PYNQ with FINN
☆33Updated last year
Alternatives and similar repositories for finn-quantized-yolo
Users that are interested in finn-quantized-yolo are comparing it to the libraries listed below
Sorting:
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆76Updated 5 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- ☆54Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆127Updated 6 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- 可运行☆35Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- ☆14Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- ☆113Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 4 months ago
- yolov5-acceleration-fpga☆10Updated 2 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA☆158Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆44Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- PYNQ-Based MNIST with Tensorflow Lite☆21Updated 6 months ago
- ☆246Updated last year