sefaburakokcu / finn-quantized-yolo
Low-Precision YOLO on PYNQ with FINN
☆26Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for finn-quantized-yolo
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- ☆26Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆14Updated last year
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- Open-source of MSD framework☆14Updated last year
- ☆45Updated last year
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- An FPGA Accelerator for Transformer Inference☆73Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- ☆13Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆29Updated 3 months ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆24Updated 2 weeks ago