sefaburakokcu / finn-quantized-yoloLinks
Low-Precision YOLO on PYNQ with FINN
☆32Updated last year
Alternatives and similar repositories for finn-quantized-yolo
Users that are interested in finn-quantized-yolo are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆53Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- ☆26Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- ☆30Updated 7 months ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- C++ code for HLS FPGA implementation of transformer☆17Updated 9 months ago
- ☆30Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- ☆15Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- HLS code for a BNN accelerator☆16Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 4 months ago