sefaburakokcu / finn-quantized-yoloLinks
Low-Precision YOLO on PYNQ with FINN
☆32Updated last year
Alternatives and similar repositories for finn-quantized-yolo
Users that are interested in finn-quantized-yolo are comparing it to the libraries listed below
Sorting:
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- ☆14Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆81Updated 6 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆55Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆28Updated last year
- 可运行☆37Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆119Updated 5 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆21Updated 7 months ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆70Updated 7 months ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago