andre1araujo / YOLO-on-PYNQ-Z2
This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step-by-step tutorial associated so everyone can do it.
☆49Updated last week
Alternatives and similar repositories for YOLO-on-PYNQ-Z2:
Users that are interested in YOLO-on-PYNQ-Z2 are comparing it to the libraries listed below
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆54Updated 11 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆91Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆52Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- FPGA实现动态图像识别☆17Updated 4 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 2 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- some interesting demos for starters☆73Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆11Updated 8 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆156Updated 4 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆138Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆38Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- ☆217Updated 11 months ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆19Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆138Updated 4 years ago
- ☆38Updated 3 years ago