andre1araujo / YOLO-on-PYNQ-Z2Links
This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step-by-step tutorial associated so everyone can do it.
☆76Updated 5 months ago
Alternatives and similar repositories for YOLO-on-PYNQ-Z2
Users that are interested in YOLO-on-PYNQ-Z2 are comparing it to the libraries listed below
Sorting:
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建 议添加外部存储及DDR☆116Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 4 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- 【 入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆246Updated last year
- ☆54Updated 2 years ago
- FPGA☆158Updated last year
- some interesting demos for starters☆82Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- 可运行☆35Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆151Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆127Updated 6 months ago
- ☆278Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆192Updated 9 months ago
- FPGA实现动态图像识别☆21Updated 5 years ago