andre1araujo / YOLO-on-PYNQ-Z2
This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step-by-step tutorial associated so everyone can do it.
☆27Updated 2 months ago
Related projects: ⓘ
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆43Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆51Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆18Updated 2 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆10Updated 2 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆27Updated last month
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆25Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆152Updated last year
- Convolutional Neural Network Using High Level Synthesis☆81Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆74Updated 9 months ago
- ☆83Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆18Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆110Updated 3 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- ☆15Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆20Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆92Updated 5 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆84Updated 9 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆33Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- 可运行☆26Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆29Updated 5 months ago