arkhodamoradi / s2n2
☆16Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for s2n2
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆45Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆38Updated last year
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- ☆13Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆53Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- Spiking Neural Network RTL Implementation☆44Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆15Updated 7 months ago
- C++ code for HLS FPGA implementation of transformer☆12Updated last month
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆75Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- ☆24Updated 7 months ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Open-source of MSD framework☆14Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆9Updated 2 months ago
- eyeriss-chisel3☆38Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆14Updated 11 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month