arkhodamoradi / s2n2
☆17Updated 3 years ago
Alternatives and similar repositories for s2n2:
Users that are interested in s2n2 are comparing it to the libraries listed below
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆16Updated 9 months ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆81Updated 3 years ago
- ☆14Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- Spiking Neural Network Accelerator☆13Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆20Updated 3 weeks ago
- Spiking Neural Network RTL Implementation☆51Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆20Updated 2 weeks ago
- Open-source of MSD framework☆16Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆28Updated last year
- ☆24Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆27Updated 4 months ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 3 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆16Updated 10 months ago