arkhodamoradi / s2n2
☆17Updated 4 years ago
Alternatives and similar repositories for s2n2:
Users that are interested in s2n2 are comparing it to the libraries listed below
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- ☆16Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆47Updated 3 years ago
- Spiking Neural Network RTL Implementation☆53Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated last year
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 weeks ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆16Updated 10 months ago
- ☆15Updated 10 months ago
- Open-source of MSD framework☆16Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆16Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆82Updated 3 years ago
- ☆26Updated 3 months ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 4 years ago
- ☆9Updated 5 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆12Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago