Zhen-Dong / CoDeNet
[FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Designed deformable convolution.
☆25Updated 2 years ago
Alternatives and similar repositories for CoDeNet:
Users that are interested in CoDeNet are comparing it to the libraries listed below
- ☆19Updated 4 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- ☆34Updated 4 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Post-training sparsity-aware quantization☆34Updated 2 years ago
- ☆70Updated 5 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- ☆26Updated 2 weeks ago
- BitSplit Post-trining Quantization☆49Updated 3 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated 2 months ago
- Simulator for BitFusion☆97Updated 4 years ago
- ☆18Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆84Updated 7 months ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆23Updated 3 years ago
- ☆18Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆49Updated 2 years ago
- The code for Joint Neural Architecture Search and Quantization☆13Updated 6 years ago
- Pytorch implementations of the BNN, XNOR-Net and BiReal-Net☆15Updated 4 years ago
- ☆76Updated 2 years ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- BitPack is a practical tool to efficiently save ultra-low precision/mixed-precision quantized models.☆51Updated 2 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago