AlexMontgomerie / satayLinks
☆10Updated 2 years ago
Alternatives and similar repositories for satay
Users that are interested in satay are comparing it to the libraries listed below
Sorting:
- 2020 xilinx summer school☆19Updated 5 years ago
- ☆19Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated last year
- ☆21Updated 3 years ago
- ☆17Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆37Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- ☆20Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Updated 3 years ago
- ☆31Updated 8 months ago
- ☆32Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- ☆35Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- ☆23Updated 4 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Updated 4 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- ☆72Updated 2 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago