AlexMontgomerie / satayLinks
☆10Updated last year
Alternatives and similar repositories for satay
Users that are interested in satay are comparing it to the libraries listed below
Sorting:
- ☆30Updated 9 months ago
- ☆19Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- ☆10Updated 8 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 9 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆24Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆21Updated 2 years ago
- ☆17Updated 2 years ago
- ☆20Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆28Updated 4 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- Static Block Floating Point Quantization for CNN☆34Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- ☆26Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- Open-source of MSD framework☆16Updated last year