ZLkanyo009 / Yolo-compression-and-deployment-in-FPGALinks
基于FPGA量化的人脸口罩检测
☆24Updated 4 years ago
Alternatives and similar repositories for Yolo-compression-and-deployment-in-FPGA
Users that are interested in Yolo-compression-and-deployment-in-FPGA are comparing it to the libraries listed below
Sorting:
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆123Updated 2 years ago
- ☆248Updated last year
- 一个开源的FPGA神经网络加速器。☆177Updated 2 years ago
- HLS_YOLOV3☆25Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- ☆55Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆165Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆197Updated 10 months ago
- some interesting demos for starters☆84Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆300Updated 5 months ago
- FPGA project☆229Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆262Updated 7 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆361Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆349Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆67Updated 6 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA☆158Updated last year
- ☆283Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆17Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆158Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆239Updated 6 years ago
- FPGA实现动态图像识别☆22Updated 5 years ago