基于FPGA量化的人脸口罩检测
☆23Aug 24, 2021Updated 4 years ago
Alternatives and similar repositories for Yolo-compression-and-deployment-in-FPGA
Users that are interested in Yolo-compression-and-deployment-in-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS_YOLOV3☆27Jan 11, 2024Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆147Jul 20, 2023Updated 2 years ago
- DETR tensor去除推理过程无用辅助头+fp16部署再次加速+解决转tensorrt 输出全为0问题的新方法。☆11Jan 9, 2024Updated 2 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆19Mar 28, 2026Updated 2 months ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- AI智能增强版苍穹外卖，基于Spring Boot 3和Vue，集成LangChain4j实现AI智能助手☆47Jul 21, 2025Updated 10 months ago
- This repository contains an easy-to-read Python implementation of the seamless image cloning method in the paper Poisson Image Editing.☆14Aug 5, 2015Updated 10 years ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆13Jun 3, 2020Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆42Jun 27, 2021Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆159Jan 29, 2024Updated 2 years ago
- ☆12Aug 12, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 8 months ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated 11 months ago
- Latent Diffusion Model-Enabled Low-Latency Semantic Communication in the Presence of Semantic Ambiguities and Wireless Channel Noises☆19Nov 19, 2024Updated last year
- OpenAI-compatible HTTP server for OmniVoice text-to-speech☆57May 16, 2026Updated 2 weeks ago
- [TMI'2022] SASSL☆14May 4, 2023Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆316Apr 14, 2025Updated last year
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated 11 months ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 3 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- it is a set for all the respository of the project.☆101Jul 23, 2019Updated 6 years ago
- stm32 HAL库使用内部RAM模拟U盘升级☆13Dec 4, 2020Updated 5 years ago
- FPGA-Edge-Detection-Project1☆69Feb 24, 2022Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆915Jul 29, 2024Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆16Dec 2, 2018Updated 7 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 4 years ago
- 基于TensorFlow实 现CNN水果检测☆37Feb 18, 2019Updated 7 years ago
- A public repository of "Generative AI Meets 6G and Beyond: Diffusion Models for Semantic Communications", which is a collection of educat…☆43Updated this week
- The official repo for the DanQing dataset.☆36Mar 25, 2026Updated 2 months ago