ZLkanyo009 / Yolo-compression-and-deployment-in-FPGA
基于FPGA量化的人脸口罩检测
☆21Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Yolo-compression-and-deployment-in-FPGA
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- HLS_YOLOV3☆20Updated 10 months ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- ☆45Updated last year
- 一个开源的FPGA神经网络加速器。☆127Updated last year
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- ☆34Updated 3 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆37Updated 7 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆18Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- ☆189Updated 7 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆121Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆308Updated 10 months ago
- ☆57Updated 2 years ago