基于FPGA量化的人脸口罩检测
☆23Aug 24, 2021Updated 4 years ago
Alternatives and similar repositories for Yolo-compression-and-deployment-in-FPGA
Users that are interested in Yolo-compression-and-deployment-in-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS_YOLOV3☆26Jan 11, 2024Updated 2 years ago
- Fast & lightweight interface for running Nano Banana LLM and compact local models on your PC. Optimized for high-speed AI interactions.☆42Mar 17, 2026Updated 5 months ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆149Jul 20, 2023Updated 3 years ago
- 基于安路开发板的bayer视频简单处理☆20Aug 8, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Semi-Supervised Unpaired Multi-Modal Learning for Label-Efficient Medical Image Segmentation☆10Jun 29, 2021Updated 5 years ago
- DETR tensor去除推理过程无用辅助头+fp16部署再次加速+解决转tensorrt 输出全为0问题的新方法。☆12Jan 9, 2024Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆43Jun 27, 2021Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆13Jun 3, 2020Updated 6 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 8 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- ☆12Aug 12, 2020Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆321Apr 14, 2025Updated last year
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆923Jul 29, 2024Updated 2 years ago
- stm32 HAL库使用内部RAM模拟U盘升级☆14Dec 4, 2020Updated 5 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 7 years ago
- FPGA-Edge-Detection-Project1☆69Feb 24, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- YOLOv3-TensorRT-INT8-KCF is a TensorRT Int8-Quantization implementation of YOLOv3 (and YOLOv3-tiny) on NVIDIA Jetson Xavier NX Board. The…☆15Dec 20, 2021Updated 4 years ago
- 基于TensorFlow实现CNN水果检测☆37Feb 18, 2019Updated 7 years ago
- The following project can be used to monitor the driver continuously for fatigue and the case of exhaustion and that of falling asleep. I…☆11Jun 8, 2018Updated 8 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Aug 11, 2022Updated 4 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆36Sep 4, 2023Updated 2 years ago
- Pytorch implementation of RAPQ, IJCAI 2022☆23Jul 19, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Apr 6, 2022Updated 4 years ago
- Lecture about FIR filter on an FPGA☆15May 15, 2024Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆286Apr 1, 2024Updated 2 years ago
- Code for paper "Automatic Neural Network Compression by Sparsity-Quantization Joint Learning: A Constrained Optimization-based Approach"☆20Jul 9, 2020Updated 6 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- ☆57Apr 19, 2023Updated 3 years ago