ZLkanyo009 / Yolo-compression-and-deployment-in-FPGA
基于FPGA量化的人脸口罩检测
☆23Updated 3 years ago
Alternatives and similar repositories for Yolo-compression-and-deployment-in-FPGA:
Users that are interested in Yolo-compression-and-deployment-in-FPGA are comparing it to the libraries listed below
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- HLS_YOLOV3☆26Updated last year
- ☆52Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- 一个开源的FPGA神经网络加速器。☆160Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆56Updated last year
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- some interesting demos for starters☆76Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA实现动态图像识别☆20Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆142Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- ☆229Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆37Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- FPGA☆153Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- FPGA实现简单的图像处理算法☆42Updated 2 years ago
- ☆39Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- ☆61Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago