AlexMontgomerie / samoView external linksLinks
SAMO: Streaming Architecture Mapping Optimisation
☆34Oct 4, 2023Updated 2 years ago
Alternatives and similar repositories for samo
Users that are interested in samo are comparing it to the libraries listed below
Sorting:
- ☆13Oct 26, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- ☆31Nov 7, 2024Updated last year
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 6 months ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 4 years ago
- Static Block Floating Point Quantization for CNN☆37Jun 9, 2021Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- ☆18Jan 22, 2025Updated last year
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆56Jan 28, 2026Updated 2 weeks ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- ☆19Mar 16, 2022Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Aug 15, 2023Updated 2 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Nov 5, 2021Updated 4 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆106Jun 12, 2024Updated last year
- ☆19Aug 9, 2022Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Personal Website☆11Updated this week
- Tutorial notebooks for hls4ml☆403Jan 20, 2026Updated 3 weeks ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago