AlexMontgomerie / samo
SAMO: Streaming Architecture Mapping Optimisation
☆32Updated last year
Alternatives and similar repositories for samo:
Users that are interested in samo are comparing it to the libraries listed below
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- ☆56Updated 4 years ago
- ☆71Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆46Updated last year
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆27Updated 3 months ago
- ☆27Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 9 months ago
- An LSTM template and a few examples using Vivado HLS☆44Updated 9 months ago
- ☆22Updated 2 years ago
- ☆33Updated 5 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 10 months ago
- ☆33Updated 3 weeks ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆28Updated 3 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆21Updated 11 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 3 weeks ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆22Updated last year
- ☆25Updated 2 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆53Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 4 years ago
- ☆20Updated 2 years ago
- ☆19Updated 3 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated 11 months ago