AlexMontgomerie / samoLinks
SAMO: Streaming Architecture Mapping Optimisation
☆34Updated 2 years ago
Alternatives and similar repositories for samo
Users that are interested in samo are comparing it to the libraries listed below
Sorting:
- ☆72Updated 2 years ago
- ☆64Updated 5 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- ☆22Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆71Updated 5 years ago
- ☆32Updated 9 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆35Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆30Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆15Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆39Updated 3 weeks ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆148Updated 6 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago