AlexMontgomerie / samoLinks
SAMO: Streaming Architecture Mapping Optimisation
☆34Updated last year
Alternatives and similar repositories for samo
Users that are interested in samo are comparing it to the libraries listed below
Sorting:
- ☆60Updated 5 years ago
- ☆23Updated 2 years ago
- NeuraLUT-Assemble☆41Updated last month
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆72Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆30Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 6 months ago
- ☆34Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆71Updated 5 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 10 months ago
- ☆32Updated 10 months ago
- ☆29Updated 5 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 5 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- ☆19Updated 4 years ago