AlexMontgomerie / fpgaconvnet-hlsLinks
☆32Updated last year
Alternatives and similar repositories for fpgaconvnet-hls
Users that are interested in fpgaconvnet-hls are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- ☆35Updated 6 years ago
- ☆14Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- ☆30Updated 7 months ago
- ☆72Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Verilog implementation of Softmax function☆74Updated 3 years ago
- ☆60Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆38Updated 7 months ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆71Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆90Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago