☆31Nov 7, 2024Updated last year
Alternatives and similar repositories for fpgaconvnet-hls
Users that are interested in fpgaconvnet-hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of tutorials for the fpgaConvNet framework.☆50Sep 20, 2024Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- ☆13Oct 26, 2023Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆30Nov 5, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- NeuraLUT-Assemble☆48Aug 20, 2025Updated 7 months ago
- ☆72Feb 16, 2023Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- ☆16Apr 6, 2022Updated 3 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆52Jan 12, 2026Updated 2 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆33Sep 4, 2023Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆25May 20, 2019Updated 6 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Dec 18, 2019Updated 6 years ago
- A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs☆35Mar 30, 2025Updated 11 months ago
- C++ code for HLS FPGA implementation of transformer☆22Sep 11, 2024Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆248Mar 10, 2026Updated 2 weeks ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Aug 15, 2023Updated 2 years ago
- ☆28Apr 26, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆91Mar 6, 2025Updated last year
- [CVPR'20] ZeroQ Mixed-Precision implementation (unofficial): A Novel Zero Shot Quantization Framework☆14Dec 16, 2020Updated 5 years ago
- Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs☆42Sep 20, 2020Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆312Apr 14, 2025Updated 11 months ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆108Jun 12, 2024Updated last year
- ☆56Apr 19, 2023Updated 2 years ago
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆16Mar 3, 2023Updated 3 years ago
- ☆17Jul 10, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- ☆18Jan 22, 2025Updated last year
- Debug waveforms with GDB☆29Nov 12, 2025Updated 4 months ago
- ☆10Dec 23, 2014Updated 11 years ago
- This is an HLS-based FPGA accelerator implementation for openpose application.☆14Apr 5, 2019Updated 6 years ago
- implement convolution neural network on FPGA based on VHDL design☆28Oct 8, 2021Updated 4 years ago
- HW-PR-NAS is a single surrogate model trained to Pareto rank the architectures based on Accuracy, Latency and energy consumption☆16Oct 15, 2022Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year