☆31Nov 7, 2024Updated last year
Alternatives and similar repositories for fpgaconvnet-hls
Users that are interested in fpgaconvnet-hls are comparing it to the libraries listed below
Sorting:
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- ☆13Oct 26, 2023Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 6 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆51Jan 12, 2026Updated last month
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Aug 15, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Nov 5, 2021Updated 4 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- [CVPR'20] ZeroQ Mixed-Precision implementation (unofficial): A Novel Zero Shot Quantization Framework☆14Dec 16, 2020Updated 5 years ago
- HW-PR-NAS is a single surrogate model trained to Pareto rank the architectures based on Accuracy, Latency and energy consumption☆16Oct 15, 2022Updated 3 years ago
- ☆18Jan 22, 2025Updated last year
- ☆22Jan 19, 2023Updated 3 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆23May 20, 2019Updated 6 years ago
- C++ code for HLS FPGA implementation of transformer☆20Sep 11, 2024Updated last year
- ☆19Mar 16, 2022Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆89Mar 6, 2025Updated last year
- A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs☆35Mar 30, 2025Updated 11 months ago
- implement convolution neural network on FPGA based on VHDL design☆27Oct 8, 2021Updated 4 years ago
- ☆28Oct 21, 2020Updated 5 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆178Feb 19, 2026Updated 2 weeks ago
- ☆28Apr 26, 2023Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆312Apr 14, 2025Updated 10 months ago
- Analysis of airplane crashes around the world from 1908-2009 using Power Query for cleaning and Power BI for analysis and visualization☆10Jul 22, 2022Updated 3 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- Simulator for BitFusion☆101Aug 6, 2020Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- PyTorch implementation of EdMIPS: https://arxiv.org/pdf/2004.05795.pdf☆60Jul 27, 2020Updated 5 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- ☆65May 6, 2020Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆51Jul 31, 2024Updated last year