☆34Nov 7, 2024Updated last year
Alternatives and similar repositories for fpgaconvnet-hls
Users that are interested in fpgaconvnet-hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- ☆14Oct 26, 2023Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- NeuraLUT-Assemble☆53Aug 20, 2025Updated last year
- ☆74Feb 16, 2023Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- ☆17Apr 6, 2022Updated 4 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆59Feb 9, 2024Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ReducedLUT: Table Decomposition with "Don't Care" Conditions [FPGA'25]☆36Mar 30, 2025Updated last year
- ☆13Dec 19, 2022Updated 3 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆66Dec 18, 2019Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86May 30, 2021Updated 5 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆28Aug 15, 2023Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆36Sep 4, 2023Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆25Sep 11, 2024Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆264Mar 10, 2026Updated 5 months ago
- ☆29Apr 26, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 6 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated 2 years ago
- ☆23Jan 19, 2023Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆324Apr 14, 2025Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆30May 20, 2019Updated 7 years ago
- ☆10Dec 23, 2014Updated 11 years ago
- Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs☆45Sep 20, 2020Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆121Jun 12, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Jul 10, 2022Updated 4 years ago
- HW-PR-NAS is a single surrogate model trained to Pareto rank the architectures based on Accuracy, Latency and energy consumption☆17Oct 15, 2022Updated 3 years ago
- ☆57Apr 19, 2023Updated 3 years ago
- implement convolution neural network on FPGA based on VHDL design☆29Oct 8, 2021Updated 4 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 6 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆192Updated this week