Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximation mechanism, as described in the paper Mapping multiple LSTM models on FPGAs.
☆17Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for Mapping-Multiple-LSTM-Models-on-FPGAs
Users that are interested in Mapping-Multiple-LSTM-Models-on-FPGAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- ☆16Dec 11, 2022Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆21Jan 17, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆22Jun 4, 2020Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆77Aug 13, 2024Updated 2 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 5 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆26Jan 13, 2021Updated 5 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- ☆25May 9, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Jun 3, 2024Updated 2 years ago
- ☆32Mar 31, 2025Updated last year
- A Linux shell written in LEX/YACC☆11Apr 12, 2015Updated 11 years ago
- Mad Zombie Classic 4th☆14Oct 8, 2023Updated 2 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Oct 3, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 11, 2026Updated last week
- Implementation of semantic segmentation of FCN structure using KITTI road dataset😝😝😝☆34Aug 6, 2024Updated 2 years ago
- An Advanced Open-Source, Miniaturized FPGA UAS Platform with Dual DVS/Frame Camera for Cutting-Edge Low-Latency Autonomous Algorithms☆19Oct 11, 2024Updated last year
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Apr 8, 2021Updated 5 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆15Aug 8, 2025Updated last year
- ☆12Jan 21, 2021Updated 5 years ago
- Vitis HLS Library for FINN☆228May 27, 2026Updated 3 months ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- ☆13Apr 16, 2026Updated 5 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆177Jul 25, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆12Nov 2, 2021Updated 4 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 9 years ago
- ☆10Nov 30, 2024Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆271Mar 24, 2024Updated 2 years ago
- A fast, parallel, streaming multipart uploader for S3☆14Mar 23, 2017Updated 9 years ago
- ☆13Aug 1, 2024Updated 2 years ago