ribesstefano / Mapping-Multiple-LSTM-Models-on-FPGAs
Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximation mechanism, as described in the paper Mapping multiple LSTM models on FPGAs.
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Mapping-Multiple-LSTM-Models-on-FPGAs
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆11Updated last year
- ☆11Updated last month
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆73Updated 2 years ago
- Chinese Guide for Alveo Getting Started☆10Updated 4 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated this week
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆39Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆14Updated 3 months ago
- Open-source of MSD framework☆14Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆14Updated 7 months ago
- ☆24Updated 7 months ago
- ☆45Updated 2 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆38Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- ☆12Updated 3 months ago
- ☆41Updated 3 years ago
- ☆45Updated 8 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆111Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago