Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximation mechanism, as described in the paper Mapping multiple LSTM models on FPGAs.
☆17Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for Mapping-Multiple-LSTM-Models-on-FPGAs
Users that are interested in Mapping-Multiple-LSTM-Models-on-FPGAs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- Local-first, open-source Claude Science alternative. Web/ Desktop App. Claude Code/ Codex.☆21Jul 1, 2026Updated 2 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16Dec 11, 2022Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆21Jan 17, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆21Jun 4, 2020Updated 6 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 5 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- Automatic Modulation Classification for 23 possible radar signal modulations.☆12Oct 17, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Convolutional accelerator kernel, target ASIC & FPGA☆258Apr 10, 2023Updated 3 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- ☆25May 9, 2019Updated 7 years ago
- ☆26Jun 3, 2024Updated 2 years ago
- ☆32Mar 31, 2025Updated last year
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Oct 3, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Updated this week
- ☆30Oct 4, 2017Updated 8 years ago
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Apr 8, 2021Updated 5 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- This project contains a set of scripts to facilitate the setup of the Jetson Nano for doing Deep Learning with Tensorflow 2.0 (and also w…☆11Oct 25, 2019Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆15Aug 8, 2025Updated last year
- ☆12Jan 21, 2021Updated 5 years ago
- Vitis HLS Library for FINN☆227May 27, 2026Updated 3 months ago
- A comprehensive and intelligent clinical phasing tool☆14Dec 3, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆176Jul 25, 2019Updated 7 years ago
- Ressources for Boinformatics Trainings☆15Nov 20, 2023Updated 2 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- ☆10Nov 30, 2024Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆267Mar 24, 2024Updated 2 years ago