ribesstefano / Mapping-Multiple-LSTM-Models-on-FPGAsLinks
Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximation mechanism, as described in the paper Mapping multiple LSTM models on FPGAs.
☆16Updated 2 years ago
Alternatives and similar repositories for Mapping-Multiple-LSTM-Models-on-FPGAs
Users that are interested in Mapping-Multiple-LSTM-Models-on-FPGAs are comparing it to the libraries listed below
Sorting:
- ☆20Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆11Updated 5 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆46Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 3 weeks ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆23Updated last year
- ☆17Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 7 months ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- c++ version of ViT☆12Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆96Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆71Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Chinese Guide for Alveo Getting Started☆12Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆59Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ☆58Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- RTL generator for SpGEMM☆11Updated 4 years ago