Open Source Projects from Pallas Lab
☆21Oct 10, 2021Updated 4 years ago
Alternatives and similar repositories for open_source_projects
Users that are interested in open_source_projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [ICASSP'22] Integer-only Zero-shot Quantization for Efficient Speech Recognition☆34Oct 11, 2021Updated 4 years ago
- ☆43Jan 30, 2024Updated 2 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- Efficient and Scalable Estimation of Tool Representations in Vector Space☆33Sep 5, 2024Updated 2 years ago
- Evaluation Code repository for the paper "ModuLoRA: Finetuning 3-Bit LLMs on Consumer GPUs by Integrating with Modular Quantizers". (2023…☆13Dec 5, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆19Mar 17, 2021Updated 5 years ago
- T5Patches is a set of tools for fast and targeted editing of generative language models built with T5X.☆12May 31, 2024Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- BitPack is a practical tool to efficiently save ultra-low precision/mixed-precision quantized models.☆58Feb 7, 2023Updated 3 years ago
- ☆15Oct 26, 2022Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Algorithm-hardware Co-design for Deformable Convolution☆24Jan 14, 2021Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Codebase for the Progressive Mixed-Precision Decoding paper.☆22Jul 15, 2025Updated last year
- [EMNLP 2022] Language Model Pre-Training with Sparse Latent Typing☆14Feb 10, 2023Updated 3 years ago
- ☆24May 14, 2025Updated last year
- [ICML'21 Oral] I-BERT: Integer-only BERT Quantization☆271Jan 29, 2023Updated 3 years ago
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Apr 13, 2020Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenDLA for trying the demo and FPGA solution☆16Jul 28, 2022Updated 4 years ago
- Peking University Embedded Microprocessor System Lesson’s all Homework☆10Dec 28, 2021Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆23Oct 26, 2022Updated 3 years ago
- ☆23Dec 8, 2022Updated 3 years ago
- Post-training sparsity-aware quantization☆34Feb 26, 2023Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Feb 5, 2024Updated 2 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- ☆18Aug 7, 2023Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- ☆12Nov 24, 2023Updated 2 years ago