sharc-lab / FlowGNN
A dataflow architecture for universal graph neural network inference via multi-queue streaming.
☆65Updated last year
Related projects: ⓘ
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆73Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆77Updated last month
- ☆32Updated 2 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆23Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- RapidStream-TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆149Updated this week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated this week
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆49Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆39Updated last year
- ☆30Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆115Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- An integrated CGRA design framework☆82Updated 9 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆48Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆79Updated 4 months ago
- ☆38Updated last week
- ☆33Updated 6 months ago
- A graph linear algebra overlay☆47Updated last year
- A co-design architecture on sparse attention☆41Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆119Updated last month