sharc-lab / FlowGNN
A dataflow architecture for universal graph neural network inference via multi-queue streaming.
☆71Updated 2 years ago
Alternatives and similar repositories for FlowGNN:
Users that are interested in FlowGNN are comparing it to the libraries listed below
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆125Updated 9 months ago
- ☆28Updated 2 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆29Updated 7 months ago
- ☆46Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆42Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- ☆39Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- ☆51Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆47Updated this week
- ☆14Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆72Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆135Updated 2 weeks ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆33Updated 2 years ago