sharc-lab / FlowGNN
A dataflow architecture for universal graph neural network inference via multi-queue streaming.
☆68Updated last year
Related projects ⓘ
Alternatives and complementary repositories for FlowGNN
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated last week
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆56Updated last year
- An integrated CGRA design framework☆83Updated last week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆56Updated 2 months ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ☆34Updated 4 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆15Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- A graph linear algebra overlay☆49Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- ☆36Updated 8 months ago
- ☆31Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- ☆26Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 7 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago