sharc-lab / FlowGNNLinks
A dataflow architecture for universal graph neural network inference via multi-queue streaming.
☆75Updated 3 years ago
Alternatives and similar repositories for FlowGNN
Users that are interested in FlowGNN are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- ☆54Updated 8 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 3 years ago
- ☆29Updated 4 years ago
- ☆24Updated 9 months ago
- ☆62Updated 10 months ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- ☆20Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆54Updated 6 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- PIMeval simulator and PIMbench suite☆44Updated 2 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 6 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Updated 5 months ago
- ☆42Updated last year
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago