sharc-lab / FlowGNNLinks
A dataflow architecture for universal graph neural network inference via multi-queue streaming.
☆74Updated 3 years ago
Alternatives and similar repositories for FlowGNN
Users that are interested in FlowGNN are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆42Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆62Updated 9 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆55Updated 7 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 6 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆42Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 8 months ago
- ☆29Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆51Updated 4 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- ☆70Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆20Updated last year