sharc-lab / FlowGNN
A dataflow architecture for universal graph neural network inference via multi-queue streaming.
☆70Updated 2 years ago
Alternatives and similar repositories for FlowGNN:
Users that are interested in FlowGNN are comparing it to the libraries listed below
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆23Updated 2 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- ☆39Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆42Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 6 months ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆68Updated 2 weeks ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆44Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 6 months ago
- An integrated CGRA design framework☆85Updated 3 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆8Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- A graph linear algebra overlay☆51Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆128Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago