sharc-lab / DGNN-Booster
☆16Updated 2 years ago
Alternatives and similar repositories for DGNN-Booster:
Users that are interested in DGNN-Booster are comparing it to the libraries listed below
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆26Updated 3 weeks ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 5 months ago
- ☆16Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆10Updated 4 months ago
- ☆10Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- ☆16Updated 2 years ago
- ☆26Updated last year
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆18Updated 2 years ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- A graph linear algebra overlay☆51Updated last year