SwarmArch / chronosLinks
The Chronos FPGA Framework to accelerate ordered applications
☆22Updated 5 years ago
Alternatives and similar repositories for chronos
Users that are interested in chronos are comparing it to the libraries listed below
Sorting:
- CGRA Compilation Framework☆91Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆108Updated last year
- EQueue Dialect☆41Updated 3 years ago
- ☆60Updated 2 years ago
- ☆87Updated last year
- ☆26Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- ☆61Updated 9 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆62Updated 3 weeks ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 2 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- ☆32Updated last year