The Chronos FPGA Framework to accelerate ordered applications
☆22May 20, 2020Updated 5 years ago
Alternatives and similar repositories for chronos
Users that are interested in chronos are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- TBD☆14Feb 6, 2025Updated last year
- Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters☆13Aug 15, 2022Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 7 years ago
- Artifact evaluation for HPCA'24 paper Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accele…☆11Mar 3, 2024Updated last year
- ☆14Oct 14, 2025Updated 4 months ago
- ☆15Jul 7, 2020Updated 5 years ago
- Software and Hardware Characterization of Streaming Graph Analytics Workloads☆14Aug 15, 2022Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Dec 19, 2023Updated 2 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Updated this week
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆65Apr 30, 2025Updated 10 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- ☆26Oct 6, 2023Updated 2 years ago
- ☆25Nov 10, 2021Updated 4 years ago
- ☆25Feb 11, 2025Updated last year
- ☆52Jan 16, 2025Updated last year
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆26Jan 13, 2020Updated 6 years ago
- ☆28Feb 26, 2023Updated 3 years ago