SwarmArch / chronos
The Chronos FPGA Framework to accelerate ordered applications
☆21Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for chronos
- CGRA Compilation Framework☆81Updated last year
- EQueue Dialect☆39Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆55Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ☆35Updated 7 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- ☆21Updated last year
- Heterogeneous simulator for DECADES Project☆28Updated 5 months ago
- ☆10Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆12Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- ☆86Updated 8 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 8 months ago
- ☆84Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- ☆23Updated 3 years ago
- ☆14Updated 2 years ago
- ☆57Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆44Updated 4 months ago
- ☆9Updated 2 years ago
- ☆25Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆35Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- CGRA framework with vectorization support.☆19Updated last week