SwarmArch / chronosLinks
The Chronos FPGA Framework to accelerate ordered applications
☆23Updated 5 years ago
Alternatives and similar repositories for chronos
Users that are interested in chronos are comparing it to the libraries listed below
Sorting:
- CGRA Compilation Framework☆84Updated 2 years ago
- ☆58Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- ☆92Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆128Updated 5 years ago
- ☆86Updated last year
- EQueue Dialect☆40Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆25Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆14Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- Heterogenous ML accelerator☆18Updated 3 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆56Updated 4 months ago
- ☆10Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- DASS HLS Compiler☆29Updated last year