SFU-HiAccel / CHIP-KNN
[TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs
☆14Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for CHIP-KNN
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- ☆15Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated last week
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- A graph linear algebra overlay☆49Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆23Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- HLS project modeling various sparse accelerators.☆11Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators☆17Updated last week
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆24Updated 7 months ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆40Updated last week
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- ☆11Updated 2 months ago
- HW accelerator mapping optimization framework for in-memory computing☆19Updated 2 months ago
- ☆15Updated 2 years ago