SFU-HiAccel / CHIP-KNNLinks
[TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs
☆18Updated last year
Alternatives and similar repositories for CHIP-KNN
Users that are interested in CHIP-KNN are comparing it to the libraries listed below
Sorting:
- An HBM FPGA based SpMV Accelerator☆13Updated 9 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆23Updated 7 months ago
- ☆16Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆10Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆24Updated 3 weeks ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆35Updated 4 years ago
- ☆25Updated last year
- NeuraChip Accelerator Simulator☆13Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆30Updated 7 months ago
- ☆16Updated 3 years ago
- ☆27Updated 2 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- ☆17Updated 9 months ago