SFU-HiAccel / CHIP-KNNLinks
[TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs
☆18Updated last year
Alternatives and similar repositories for CHIP-KNN
Users that are interested in CHIP-KNN are comparing it to the libraries listed below
Sorting:
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- ☆24Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- NeuraChip Accelerator Simulator☆12Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆26Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆35Updated 4 years ago
- ☆16Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- ☆13Updated last year
- ☆34Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆27Updated 2 months ago
- ☆25Updated 3 years ago
- ☆10Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 6 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- DaCH: dataflow cache for high-level synthesis.☆16Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- ☆29Updated 7 months ago