SFU-HiAccel / CHIP-KNNLinks
[TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs
☆18Updated last year
Alternatives and similar repositories for CHIP-KNN
Users that are interested in CHIP-KNN are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 2 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- ☆30Updated 9 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆45Updated 8 months ago
- ☆16Updated 3 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆10Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 2 years ago
- A list of our chiplet simulaters☆33Updated last month
- A graph linear algebra overlay☆51Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated last year
- ☆15Updated 2 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- ☆41Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago