☆32Apr 21, 2019Updated 7 years ago
Alternatives and similar repositories for YOLO_BlockCir
Users that are interested in YOLO_BlockCir are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Feb 7, 2020Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- ☆15Mar 25, 2020Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆244Jun 21, 2022Updated 3 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆200Jan 10, 2024Updated 2 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆912Jul 29, 2024Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆286Dec 5, 2019Updated 6 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆788Dec 10, 2019Updated 6 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- Automatic ReLU Reduction☆15Dec 20, 2023Updated 2 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆11Dec 25, 2023Updated 2 years ago
- ☆12Aug 22, 2023Updated 2 years ago
- [ICCV2025] TY-RIST: Tactical YOLO Tricks for Real-time Infrared Small Target Detection☆29Oct 1, 2025Updated 7 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Feb 22, 2021Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Wraps the NVDLA project for Chipyard integration☆23Sep 2, 2025Updated 8 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- ☆57Apr 19, 2023Updated 3 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆157Jan 23, 2020Updated 6 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆70Jan 9, 2025Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,376Feb 14, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- YoloV5sl_V4模型pruning☆13May 18, 2021Updated 4 years ago
- 可运行☆40Jul 1, 2022Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- Vitis HLS Library for FINN☆221Feb 25, 2026Updated 2 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆774May 26, 2017Updated 8 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago