GraphSAINT / GNN-ARCH
[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
☆41Updated 4 years ago
Alternatives and similar repositories for GNN-ARCH
Users that are interested in GNN-ARCH are comparing it to the libraries listed below
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆16Updated 7 months ago
- ☆16Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆71Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 10 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- ☆40Updated 10 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated 11 months ago
- ☆10Updated 2 years ago
- ☆26Updated last year