GraphSAINT / GNN-ARCHLinks
[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
☆41Updated 4 years ago
Alternatives and similar repositories for GNN-ARCH
Users that are interested in GNN-ARCH are comparing it to the libraries listed below
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆20Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆16Updated 2 years ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- ☆19Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆72Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆17Updated 4 years ago
- ☆61Updated 8 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆23Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week