jianyicheng / iiProverLinks
An LLVM pass to prove that an II works for the given loop for Vitis HLS
☆11Updated 4 years ago
Alternatives and similar repositories for iiProver
Users that are interested in iiProver are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- ☆29Updated 8 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- ☆16Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆24Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ILA Model Database☆23Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆19Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆17Updated 3 months ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆15Updated 4 years ago
- ☆12Updated 3 years ago