jianyicheng / iiProver
An LLVM pass to prove that an II works for the given loop for Vitis HLS
☆11Updated 3 years ago
Alternatives and similar repositories for iiProver:
Users that are interested in iiProver are comparing it to the libraries listed below
- DASS HLS Compiler☆29Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆24Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- ☆15Updated 2 years ago
- ☆35Updated 4 years ago
- ☆12Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- ☆26Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated last year
- ☆17Updated 10 months ago
- ☆16Updated 7 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆29Updated 5 years ago
- CNN accelerator☆28Updated 7 years ago
- ☆13Updated 3 weeks ago