jianyicheng / iiProverLinks
An LLVM pass to prove that an II works for the given loop for Vitis HLS
☆11Updated 4 years ago
Alternatives and similar repositories for iiProver
Users that are interested in iiProver are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- ☆29Updated 8 years ago
- ☆24Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆31Updated 9 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- ☆16Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆28Updated 2 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ILA Model Database☆24Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- DATuner Repository☆17Updated 7 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year