jianyicheng / iiProverLinks
An LLVM pass to prove that an II works for the given loop for Vitis HLS
☆11Updated 4 years ago
Alternatives and similar repositories for iiProver
Users that are interested in iiProver are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- ☆29Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆24Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- ☆16Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- DATuner Repository☆18Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 6 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated last month
- ILA Model Database☆23Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆19Updated last year