An LLVM pass to prove that an II works for the given loop for Vitis HLS
☆11Aug 22, 2021Updated 5 years ago
Alternatives and similar repositories for iiProver
Users that are interested in iiProver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A multicore microprocessor test harness for measuring interference☆15Apr 16, 2020Updated 6 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- On the Effects of Quantisation on Model Uncertainty in Bayesian Neural Networks☆18Apr 8, 2024Updated 2 years ago
- A codebase accompanying the paper "Improving Performance Estimation for FPGA-based Accelerators for Convolutional Neural Networks", by Fe…☆13May 27, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆20Sep 15, 2026Updated last month
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆101Jan 29, 2026Updated 9 months ago
- ☆11Jul 1, 2025Updated last year
- 💤 Relaxation labelling to refine edge detection 💤☆11Jul 29, 2019Updated 7 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- The C4 Concurrent C Fuzzer☆15Nov 2, 2023Updated 3 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆12Mar 23, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Katamaran is a semi-automated separation logic verifier for the Sail specification language. It works on an embedded version of Sail call…☆21Updated this week
- C90 to MIPS I Compiler done as a coursework for EE2-15☆16Jul 29, 2019Updated 7 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 5 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- OFS Platform Components☆19Oct 5, 2026Updated last month
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- MLIR+EqSat☆32Jan 10, 2026Updated 9 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Data-Centric MLIR dialect☆47Oct 16, 2023Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Mixed Integer Quadratic Programming for Python (using MINLP-solver Bonmin)☆14Mar 12, 2018Updated 8 years ago
- HeteroCL-MLIR dialect for accelerator design☆43Sep 18, 2024Updated 2 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆46Apr 2, 2020Updated 6 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- ☆16Oct 25, 2022Updated 4 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Jun 17, 2022Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆46Jan 10, 2025Updated last year