jianyicheng / iiProverLinks
An LLVM pass to prove that an II works for the given loop for Vitis HLS
☆11Updated 3 years ago
Alternatives and similar repositories for iiProver
Users that are interested in iiProver are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- ☆27Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago
- ☆16Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 11 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated last month
- ☆15Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- ☆17Updated last month
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆13Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆37Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆17Updated last week
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago