xupsh / Alveo_Chinese

Related projects ⓘ

Alternatives and complementary repositories for Alveo_Chinese

• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆65Updated 3 years ago
• CRAFT-THU / XB-Sim
  A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration
  ☆31Updated 2 years ago
• CASR-HKU / AGNA-FCCM2023
  ☆12Updated 11 months ago
• UCLA-VAST / hbmbench
  ☆23Updated 3 years ago
• maestro-project / gamma
  ☆33Updated 4 months ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆35Updated 4 years ago
• xliu0709 / WinoCNN
  An HLS based winograd systolic CNN accelerator
  ☆48Updated 3 years ago
• AlbertoParravicini / approximate-spmv-topk
  Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"
  ☆14Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 3 years ago
• georgia-tech-synergy-lab / SIGMA
  RTL implementation of Flex-DPE.
  ☆90Updated 4 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆40Updated 7 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• UCLA-VAST / FlexCNN
  ☆69Updated last year
• CASR-HKU / MSD-FCCM23
  Open-source of MSD framework
  ☆14Updated last year
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆79Updated last month
• rgb000000 / eyeriss-chisel3
  eyeriss-chisel3
  ☆38Updated 2 years ago
• Accelergy-Project / processing-in-memory-design
  ☆24Updated 6 months ago
• Zhu-Zixuan / Bitlet-PE
  A bit-level sparsity-awared multiply-accumulate process element.
  ☆12Updated 4 months ago
• xliu0709 / DACSDC2021
  ☆11Updated 6 months ago
• awai54st / Logic-Shrinkage
  ☆20Updated 2 years ago
• yhqiu16 / TRAM
  Template-based Reconfigurable Architecture Modeling Framework
  ☆13Updated 2 years ago
• linghaosong / Sextans
  An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).
  ☆66Updated 3 months ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆38Updated this week
• FCAS-ZJU / chiplet_simulators
  A list of our chiplet simulaters
  ☆20Updated 3 years ago
• CASR-HKU / DPACS
  ☆17Updated last year
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆59Updated 3 years ago
• iitm-sysdl / FuSeConv
  Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021
  ☆12Updated 3 years ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆28Updated 2 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆32Updated 5 years ago