xupsh / Alveo_ChineseLinks
Chinese Guide for Alveo Getting Started
☆12Updated 5 years ago
Alternatives and similar repositories for Alveo_Chinese
Users that are interested in Alveo_Chinese are comparing it to the libraries listed below
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆72Updated 2 years ago
- RTL implementation of Flex-DPE.☆109Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- eyeriss-chisel3☆41Updated 3 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆151Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- An Open-Source Tool for CGRA Accelerators☆68Updated 4 months ago
- A list of our chiplet simulaters☆36Updated 2 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆62Updated 2 weeks ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆65Updated 6 years ago
- ☆32Updated 3 months ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- ☆71Updated 5 years ago
- ☆24Updated 4 years ago
- ☆17Updated 3 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆57Updated 5 months ago
- Open-source of MSD framework☆16Updated last year
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago