trung-pham-dinh / CNN-on-FPGA
☆15Updated 3 years ago
Alternatives and similar repositories for CNN-on-FPGA:
Users that are interested in CNN-on-FPGA are comparing it to the libraries listed below
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆30Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- ☆17Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆65Updated 2 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆17Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆10Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- ☆18Updated 4 years ago
- ☆32Updated 7 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆63Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago