trung-pham-dinh / CNN-on-FPGALinks
☆15Updated 3 years ago
Alternatives and similar repositories for CNN-on-FPGA
Users that are interested in CNN-on-FPGA are comparing it to the libraries listed below
Sorting:
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 9 months ago
- SNN on FPGA☆10Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ☆15Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆16Updated 8 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- ☆19Updated 4 years ago
- ☆17Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆19Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- ☆10Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago