trung-pham-dinh / CNN-on-FPGALinks
☆15Updated 3 years ago
Alternatives and similar repositories for CNN-on-FPGA
Users that are interested in CNN-on-FPGA are comparing it to the libraries listed below
Sorting:
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- ☆17Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- Spiking Neural Network RTL Implementation☆57Updated 3 years ago
- ☆19Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆17Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆65Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆16Updated 7 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago