heterosys / mlir-vitis
📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
☆13Updated 2 years ago
Alternatives and similar repositories for mlir-vitis:
Users that are interested in mlir-vitis are comparing it to the libraries listed below
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆24Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆24Updated last month
- agile hardware-software co-design☆46Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆35Updated 4 years ago
- ☆40Updated 3 months ago
- EQueue Dialect☆40Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆19Updated 5 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- A DSL for Systolic Arrays☆78Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆21Updated 2 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Xilinx Modifications to Halide☆12Updated 3 years ago
- Fibertree emulator☆12Updated 5 months ago
- ☆14Updated 3 weeks ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 3 weeks ago