heterosys / mlir-vitisLinks
📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
☆15Updated 3 years ago
Alternatives and similar repositories for mlir-vitis
Users that are interested in mlir-vitis are comparing it to the libraries listed below
Sorting:
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- EQueue Dialect☆41Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆24Updated 5 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆36Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- ☆17Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆32Updated last year
- ☆14Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- ☆62Updated this week
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- ☆41Updated 9 months ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago