📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
☆15Nov 15, 2022Updated 3 years ago
Alternatives and similar repositories for mlir-vitis
Users that are interested in mlir-vitis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Jun 13, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆101Sep 27, 2024Updated last year
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jun 11, 2026Updated 2 weeks ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆11Mar 13, 2026Updated 3 months ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated 2 years ago
- Python implementation of the BBS server, providing BBS data interface☆28Feb 13, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆192Mar 8, 2026Updated 3 months ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 3, 2026Updated 3 weeks ago
- ☆63Mar 24, 2025Updated last year
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- RangeSanitizer (RSan) detects spatial and temporal memory errors in C/C++ programs using efficient range checks.☆19Nov 4, 2025Updated 7 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Jun 4, 2026Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An extension of RF-DETR that unlocks larger, more powerful detection models for when you need the highest possible accuracy.☆47Updated this week
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆44Apr 6, 2024Updated 2 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- generating hardware accelerators for pangenomic graph queries☆43May 26, 2026Updated last month
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- TAPFormer is a model that fuses images and events for high-frame-rate tracking any point (pixel) .☆45Jun 15, 2026Updated 2 weeks ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago