heterosys / mlir-vitis
📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
☆13Updated 2 years ago
Alternatives and similar repositories for mlir-vitis:
Users that are interested in mlir-vitis are comparing it to the libraries listed below
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 6 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆35Updated 3 years ago
- ☆40Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- ☆15Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆29Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- ☆12Updated 2 months ago
- ☆24Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Xilinx Modifications to Halide☆12Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆29Updated 2 months ago
- A graph linear algebra overlay☆52Updated last year
- ☆12Updated 7 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago