heterosys / mlir-vitis
π₯ π― (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
β13Updated 2 years ago
Alternatives and similar repositories for mlir-vitis:
Users that are interested in mlir-vitis are comparing it to the libraries listed below
- Polyhedral High-Level Synthesis in MLIRβ29Updated last year
- Domain-Specific Architecture Generator 2β21Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.β23Updated last month
- β15Updated 3 years ago
- agile hardware-software co-designβ47Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCeleratorsβ28Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Designβ19Updated this week
- EQueue Dialectβ39Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.β39Updated 8 months ago
- β20Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable acceleratorsβ45Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator designβ41Updated 4 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Accelerationβ15Updated 4 years ago
- β33Updated 3 years ago
- β12Updated 5 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.β54Updated 3 years ago
- β23Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLSβ84Updated 3 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Acceleratorsβ13Updated 3 months ago
- A reference implementation of the Mind Mappings Framework.β29Updated 3 years ago
- β11Updated 10 months ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devicesβ12Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.β48Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) ειδΉζ³η΄―ε ε ιε¨β51Updated 4 years ago
- β40Updated 10 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)β58Updated 2 years ago
- β15Updated last year
- Fibertree emulatorβ12Updated 2 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"β17Updated 9 months ago
- A graph linear algebra overlayβ50Updated last year