heterosys / mlir-vitisView external linksLinks
📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
☆14Nov 15, 2022Updated 3 years ago
Alternatives and similar repositories for mlir-vitis
Users that are interested in mlir-vitis are comparing it to the libraries listed below
Sorting:
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Jul 17, 2023Updated 2 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- Open Source Projects from Pallas Lab☆20Oct 10, 2021Updated 4 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 6, 2026Updated last week
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆15Oct 26, 2022Updated 3 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- ☆62Mar 24, 2025Updated 10 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 5 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- A Specification and a Library for Data Exchange in Polyhedral Compilation Tools☆32Jul 19, 2024Updated last year
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- A lightweight, Pythonic, frontend for MLIR☆80Oct 21, 2023Updated 2 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- generating hardware accelerators for pangenomic graph queries☆39Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year