GATECH-EIC / GCoDLinks
[HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design
☆37Updated 3 years ago
Alternatives and similar repositories for GCoD
Users that are interested in GCoD are comparing it to the libraries listed below
Sorting:
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 2 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆13Updated 2 years ago
- [DATE'23] The official code for paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆23Updated last month
- ☆16Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆11Updated 2 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- ☆69Updated 4 years ago
- ☆36Updated 3 years ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆32Updated 7 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆49Updated 3 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆29Updated 4 years ago
- ☆10Updated 2 years ago
- ☆49Updated 6 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆10Updated 9 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆34Updated last year
- ☆20Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago