jzfengziyan / shufflenetv2_hls
A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC
☆13Updated 6 years ago
Alternatives and similar repositories for shufflenetv2_hls
Users that are interested in shufflenetv2_hls are comparing it to the libraries listed below
Sorting:
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 4 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆45Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆33Updated 6 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- 中文：☆99Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- HLS code for a BNN accelerator☆16Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆26Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆52Updated 2 years ago