SiciliaLeco / hls_cnn_acceleratorLinks
A Convolutional Neural Network Accelerator, which increases the process of convolution calculation. Based on Xilinx HLS design suite.
☆11Updated 4 years ago
Alternatives and similar repositories for hls_cnn_accelerator
Users that are interested in hls_cnn_accelerator are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Chinese Guide for Alveo Getting Started☆12Updated 5 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- ☆12Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆26Updated last month
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- ☆34Updated 4 months ago
- Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆16Updated 9 months ago
- Vitis 部署加速器工作流介绍☆10Updated 9 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆66Updated 5 months ago
- Vivado HLS study notes, courses, documents.☆12Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆37Updated 6 months ago
- ☆48Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆46Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago
- c++ version of ViT☆12Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- ☆18Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago