max2ma / shiftNetLinks
☆14Updated 5 years ago
Alternatives and similar repositories for shiftNet
Users that are interested in shiftNet are comparing it to the libraries listed below
Sorting:
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆44Updated 5 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆71Updated 5 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Updated 6 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆33Updated 6 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆31Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆39Updated 8 years ago
- ☆23Updated 3 years ago
- Binary Neural Network on IceStick FPGA.☆52Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆58Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Static Block Floating Point Quantization for CNN☆33Updated 4 years ago