max2ma / shiftNetLinks
☆14Updated 5 years ago
Alternatives and similar repositories for shiftNet
Users that are interested in shiftNet are comparing it to the libraries listed below
Sorting:
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆34Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆23Updated 3 years ago
- ☆71Updated 5 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆34Updated 6 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆20Updated 6 months ago
- ☆19Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- ☆33Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- ☆72Updated 2 years ago
- ☆35Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆32Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆58Updated 5 years ago