max2ma / shiftNet
☆14Updated 5 years ago
Alternatives and similar repositories for shiftNet:
Users that are interested in shiftNet are comparing it to the libraries listed below
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆19Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆135Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆70Updated 5 years ago
- ☆33Updated 5 years ago
- ☆45Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆19Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆41Updated last month
- ☆23Updated 3 years ago
- ☆57Updated 4 years ago
- ☆33Updated 6 years ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆54Updated 7 years ago
- ☆71Updated 2 years ago
- CNN accelerator☆28Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)