riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
☆87Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for d1-nezha-baremeta
Users that are interested in d1-nezha-baremeta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mainline-friendly SPL for D1☆35Nov 1, 2022Updated 3 years ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆108Nov 26, 2022Updated 3 years ago
- RISC-V Open Source Supervisor Binary Interface☆10Jan 28, 2022Updated 4 years ago
- ☆17Jul 31, 2021Updated 4 years ago
- riscv64 d1-nezha rt-thread(Allwinner D1 riscv chip)☆36May 5, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Tiny FEL tools for allwinner SOC, support RISC-V D1 chip☆297Dec 19, 2025Updated 4 months ago
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- riscv64 opensbi baremetal☆11Jan 4, 2021Updated 5 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆110Apr 12, 2025Updated last year
- ☆25Sep 12, 2021Updated 4 years ago
- ☆12Oct 19, 2022Updated 3 years ago
- Freertos on barebone allwinner T113 mcu☆17May 12, 2024Updated last year
- A super tiny RISC-V emulator that is able to run xv6.☆76Aug 16, 2022Updated 3 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- Building an easy-to-use USB driver for soc☆12Jul 3, 2020Updated 5 years ago
- Bare-metal Rust explorations of the Allwinner D1☆17Oct 25, 2022Updated 3 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆16May 9, 2024Updated last year
- Allwinner D1 For RISCV-64 Boards Awesome.☆86Mar 28, 2022Updated 4 years ago
- Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs☆29Mar 1, 2022Updated 4 years ago
- lightcore source tree☆24May 3, 2023Updated 2 years ago
- 计算机相关知识的笔记☆11Sep 20, 2022Updated 3 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Mar 17, 2026Updated last month
- Buildroot Package Mainly for YuzukiHD Devices. Support Allwinner F1C100s/200s V3s V3x D1-H D1s T113 H616 BSP and Mainline☆183Jul 18, 2023Updated 2 years ago
- ☆10Sep 1, 2020Updated 5 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Jan 18, 2021Updated 5 years ago
- Note taken while toying with VisionFive 2☆12Feb 16, 2023Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- Peripheral access API for Allwinner SoCs generated from unofficial SVD file☆25Dec 24, 2025Updated 3 months ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆76Mar 15, 2021Updated 5 years ago
- A virtio layer for xv6☆12Apr 16, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Cute tiny operating system for RISC-V. ฅ•ω•ฅ☆38Jun 9, 2022Updated 3 years ago
- Bare metal code examples for Allwinner's V3S SOC☆28Sep 14, 2025Updated 7 months ago
- Barebones Raspberry Pi programming in C☆14Apr 6, 2019Updated 7 years ago
- A simple framework to boot an Allwinner H3 SoC and run bare metal code☆27Mar 4, 2024Updated 2 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆32Feb 10, 2026Updated 2 months ago
- Opensource toolchain for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips from Bouffalo Lab☆30Nov 22, 2024Updated last year
- L4 R2: ASR 624MHz Cortex-R5 Cat.1 SoC (ASR1606/ASR1602)☆17May 1, 2024Updated last year