riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
☆87Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for d1-nezha-baremeta
Users that are interested in d1-nezha-baremeta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mainline-friendly SPL for D1☆35Nov 1, 2022Updated 3 years ago
- A baremetal experiment of Allwinner D1, without FEL☆33May 4, 2023Updated 3 years ago
- ☆17Jul 31, 2021Updated 4 years ago
- riscv64 d1-nezha rt-thread(Allwinner D1 riscv chip)☆36May 5, 2022Updated 4 years ago
- Tiny FEL tools for allwinner SOC, support RISC-V D1 chip☆305Jun 7, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The extensible bootloader for embedded system with application engine, write once, run everywhere.☆912Apr 12, 2025Updated last year
- ☆11Nov 18, 2021Updated 4 years ago
- Test run any program on D1 Nezha board flash☆27Jul 29, 2022Updated 3 years ago
- riscv64 opensbi baremetal☆11Jan 4, 2021Updated 5 years ago
- [AWOL x YuzukiHD] Official D1s EVB board☆17Apr 24, 2022Updated 4 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆115Apr 12, 2025Updated last year
- Collection of Allwinner firmware binaries and RE tools☆58Apr 10, 2026Updated 2 months ago
- ☆25Sep 12, 2021Updated 4 years ago
- Patches include sunxi platform support and various driver fixes☆44Nov 17, 2025Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Freertos on barebone allwinner T113 mcu☆17May 12, 2024Updated 2 years ago
- A super tiny RISC-V emulator that is able to run xv6.☆77Aug 16, 2022Updated 3 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- Building an easy-to-use USB driver for soc☆12Jul 3, 2020Updated 5 years ago
- Collecting information on Allwinner A10 internals☆110Nov 3, 2014Updated 11 years ago
- Bare-metal Rust explorations of the Allwinner D1☆17Oct 25, 2022Updated 3 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆18May 9, 2024Updated 2 years ago
- Allwinner D1 For RISCV-64 Boards Awesome.☆89Mar 28, 2022Updated 4 years ago
- tools to help hacking Allwinner SoC devices☆66Nov 27, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Micro Kernel Operating System☆12Nov 23, 2019Updated 6 years ago
- lightcore source tree☆25May 3, 2023Updated 3 years ago
- 计算机相关知识的笔记☆11Sep 20, 2022Updated 3 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 4 years ago
- ☆18Mar 17, 2026Updated 3 months ago
- Automatically exported from code.google.com/p/lxyppc-serial☆25Jul 30, 2019Updated 6 years ago
- ☆10Sep 1, 2020Updated 5 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Apr 20, 2026Updated last month
- Note taken while toying with VisionFive 2☆12Feb 16, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 4 years ago
- ☆21Dec 14, 2019Updated 6 years ago
- A virtio layer for xv6☆12Apr 16, 2019Updated 7 years ago
- Bare metal code examples for Allwinner's V3S SOC☆28Sep 14, 2025Updated 9 months ago
- Barebones Raspberry Pi programming in C☆14Apr 6, 2019Updated 7 years ago
- Opensource toolchain for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips from Bouffalo Lab☆31Nov 22, 2024Updated last year
- L4 R2: ASR 624MHz Cortex-R5 Cat.1 SoC (ASR1606/ASR1602)☆18May 1, 2024Updated 2 years ago