XUANTIE-RV / xuantie-yoctoLinks
Yocto project for Xuantie RISC-V CPU
☆39Updated 2 weeks ago
Alternatives and similar repositories for xuantie-yocto
Users that are interested in xuantie-yocto are comparing it to the libraries listed below
Sorting:
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- A gdbstub for connecting GDB to a RISC-V Debug Module☆31Updated 10 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 7 months ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- RISC-V processor tracing tools and library☆16Updated last year
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆101Updated 4 months ago
- ☆50Updated 3 months ago
- ☆32Updated last month
- Buildroot customized for Xuantie™ RISC-V CPU☆46Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Updated 3 years ago
- RISC-V Scratchpad☆69Updated 2 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 5 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 4 months ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp☆56Updated last month
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆60Updated 8 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Another tiny RISC-V implementation☆58Updated 4 years ago
- Linux kernel source tree☆43Updated 6 months ago
- LowRISC port to Zedboard☆13Updated 8 years ago
- turbo 8051☆29Updated 7 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago