Patches & Script for AOSP to run on Xuantie RISC-V CPU
☆475Jun 18, 2024Updated last year
Alternatives and similar repositories for riscv-aosp
Users that are interested in riscv-aosp are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenC906 Core☆391Jun 28, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆47Jan 17, 2022Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 9 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated 3 weeks ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Feb 25, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,885Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- ☆20Mar 1, 2021Updated 5 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Port of Google v8 engine to RISC-V.☆245Nov 10, 2025Updated 3 months ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- C-SKY Linux Port☆75Dec 10, 2025Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆912Mar 26, 2021Updated 4 years ago
- OpenXuantie - OpenE906 Core☆152Jun 28, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- ☆15Dec 16, 2021Updated 4 years ago
- ☆364Feb 24, 2026Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- ☆43Apr 2, 2021Updated 4 years ago
- The demo projects for Allwinner D1 SBC☆24Sep 7, 2021Updated 4 years ago
- Documentation and status of UEFI on RISC-V☆64Aug 25, 2021Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- RISC-V cryptography extensions standardisation work.☆402Mar 8, 2024Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- Linux kernel source tree☆46Feb 13, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago