XUANTIE-RV / xuantie-gnu-toolchainLinks
GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
☆102Updated 5 months ago
Alternatives and similar repositories for xuantie-gnu-toolchain
Users that are interested in xuantie-gnu-toolchain are comparing it to the libraries listed below
Sorting:
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆96Updated last month
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆47Updated 2 months ago
- ☆90Updated last month
- RISC-V Summit China 2023☆40Updated 2 years ago
- ☆42Updated 3 years ago
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago
- RISC-V Architecture Profiles☆166Updated last month
- OpenXuantie - OpenE906 Core☆140Updated last year
- OpenXuantie - OpenC906 Core☆369Updated last year
- Linux kernel source tree☆44Updated 7 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 months ago
- ☆10Updated 5 years ago
- Nuclei RISC-V Software Development Kit☆146Updated last week
- PLIC Specification☆148Updated last month
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- Documentation of the RISC-V C API☆77Updated this week
- RV64GC Linux Capable RISC-V Core☆37Updated 3 weeks ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆58Updated 2 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆83Updated 3 years ago
- A RISC-V bare metal example☆50Updated 3 years ago
- AIA IP compliant with the RISC-V AIA spec☆44Updated 8 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated this week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆67Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆52Updated 9 months ago
- RISC-V Packed SIMD Extension☆151Updated last year
- RISC-V Processor Trace Specification☆194Updated this week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year