XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated last year
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆93Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆45Updated 2 weeks ago
- ☆73Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- ☆37Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- The multi-core cluster of a PULP system.☆108Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆83Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆13Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆109Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated this week
- ☆46Updated 5 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆51Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- ☆90Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year