XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated last year
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- ☆44Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆31Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated 2 weeks ago
- ☆65Updated last week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 3 months ago
- ☆30Updated 2 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- ☆82Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆35Updated 11 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- ☆91Updated last year
- RISC-V Matrix Specification☆22Updated 6 months ago