TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆31Feb 10, 2026Updated 6 months ago
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆104Feb 10, 2026Updated 6 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 10 months ago
- RISC-V Integrated Matrix Development Repository☆26Aug 24, 2026Updated last week
- Yocto project for Xuantie RISC-V CPU☆42Jun 5, 2026Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- XuanTie vendor extension Instruction Set spec☆47Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆50Updated this week
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆116Apr 12, 2025Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆44Jan 17, 2022Updated 4 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 3 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- ☆38Sep 15, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated last month
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- ☆97Oct 18, 2023Updated 2 years ago
- Example usage of Dyninst☆16Jul 21, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Heterogeneous GPU Platform for AI and Neural Graphics☆67Aug 13, 2026Updated 2 weeks ago
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 7 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- ☆12Sep 29, 2017Updated 8 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆63Aug 20, 2026Updated last week
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 11 years ago
- ☆16Jul 15, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆21Apr 12, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Aug 18, 2026Updated last week
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated last month
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- 64 bits of core memory and LEDs to interact with directly using a magnetic wand☆21Aug 15, 2026Updated 2 weeks ago