XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated last year
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆95Updated last year
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆45Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆80Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆13Updated last week
- Synthesisable SIMT-style RISC-V GPGPU☆42Updated 3 months ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- ☆46Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆85Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago