XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated last year
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆93Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆76Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated last week
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆45Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- Nuclei AI Library Optimized For RISC-V Vector☆13Updated 9 months ago
- ☆85Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆46Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆38Updated last year
- RV64GC Linux Capable RISC-V Core☆35Updated 3 weeks ago
- ☆12Updated last year
- Pulp virtual platform☆23Updated 2 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- RISC-V Matrix Specification☆22Updated 10 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated last month
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- ☆37Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week