XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated last year
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆97Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated 2 years ago
- ☆90Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Updated 3 weeks ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 2 weeks ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 3 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Updated 3 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- ☆42Updated 10 months ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- ☆38Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- The multi-core cluster of a PULP system.☆111Updated this week
- ☆49Updated 6 years ago
- RISC-V Matrix Specification☆23Updated last year
- ☆89Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 7 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated 2 years ago
- ☆89Updated 5 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Updated 4 months ago
- Pulp virtual platform☆24Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year