XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated 11 months ago
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated 11 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆44Updated 5 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- ☆35Updated 10 months ago
- ☆61Updated last week
- ☆30Updated 2 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- ☆91Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆31Updated 2 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆72Updated last year