XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated last year
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆96Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last month
- ☆87Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆111Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆46Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated this week
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆46Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 2 months ago
- ☆86Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆36Updated 7 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆13Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 4 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- ☆37Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆88Updated last month
- RISC-V Matrix Specification☆23Updated 11 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year