XUANTIE-RV / tvmLinks
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated last year
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆90Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- ☆68Updated this week
- ☆82Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆44Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆35Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- ☆31Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆31Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago