XUANTIE-RV / tvm
TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆30Updated 10 months ago
Alternatives and similar repositories for tvm:
Users that are interested in tvm are comparing it to the libraries listed below
- An optimized neural network operator library for chips base on Xuantie CPU.☆90Updated 10 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆39Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated 2 weeks ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- ☆29Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- ☆30Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆99Updated last year
- ☆45Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- ☆57Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆81Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- RISC-V Matrix Specification☆21Updated 4 months ago
- ☆34Updated 9 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆35Updated last year
- ☆91Updated last year