TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
☆31Feb 10, 2026Updated 8 months ago
Alternatives and similar repositories for tvm
Users that are interested in tvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An optimized neural network operator library for chips base on Xuantie CPU.☆105Feb 10, 2026Updated 8 months ago
- XuanTie vendor extension Instruction Set spec☆47Oct 15, 2026Updated 2 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 6 months ago
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆51Aug 24, 2026Updated 2 months ago
- Yocto project for Xuantie RISC-V CPU☆42Oct 21, 2026Updated last week
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 9 months ago
- LoongBleed (aka LoongLeak) is a hardware vulnerability similar to ZenBleed (CVE-2023-20593) affecting Loongson LA464/LA664 processors.☆17Aug 18, 2026Updated 2 months ago
- Group administration repository for SIG: Vector☆11Apr 27, 2026Updated 6 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆119Apr 12, 2025Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆14Aug 27, 2026Updated 2 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- RISC-V HS-mode hypervisor extension tests☆11Nov 15, 2022Updated 3 years ago
- ☆23Oct 26, 2022Updated 4 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 2 weeks ago
- Example usage of Dyninst☆16Jul 21, 2026Updated 3 months ago
- ☆11Mar 15, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆21Oct 10, 2024Updated 2 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆71Updated this week
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- ☆15Jan 11, 2023Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆15May 26, 2021Updated 5 years ago
- Embedded libc，especially for RISC-V.☆44May 10, 2026Updated 5 months ago
- Buildroot customized for Xuantie™ RISC-V CPU☆44Jan 17, 2022Updated 4 years ago
- This repository contains my coursework and labs while studying for my 3-year Computer Science degree at the University of Southampton.☆11May 22, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jul 23, 2017Updated 9 years ago
- ☆11Feb 12, 2024Updated 2 years ago
- ☆17Oct 14, 2026Updated 2 weeks ago
- ☆27Nov 4, 2022Updated 3 years ago
- DHDL: The D Hardware Design Language☆10Mar 29, 2019Updated 7 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 4 years ago