Nuclei AI Library Optimized For RISC-V Vector
☆14Oct 15, 2025Updated 4 months ago
Alternatives and similar repositories for nuclei-ai-library
Users that are interested in nuclei-ai-library are comparing it to the libraries listed below
Sorting:
- ☆14Feb 27, 2026Updated last week
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated 3 weeks ago
- ☆18Jul 26, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated last month
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Dec 14, 2022Updated 3 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 5 years ago
- ☆26Aug 28, 2024Updated last year
- Nuclei RISC-V Linux Software Development Kit☆55Jan 9, 2026Updated last month
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Example of RISC-V Vector programming☆27Sep 4, 2025Updated 6 months ago
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- GDB stub that allows debugging of embedded devices☆34Sep 9, 2015Updated 10 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Nuclei Board Labs☆59Jan 8, 2024Updated 2 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- ☆32Jan 21, 2026Updated last month
- ☆38Aug 6, 2022Updated 3 years ago
- RV64GC Linux Capable RISC-V Core☆54Oct 20, 2025Updated 4 months ago
- MIPS 57条指令五级流水线cpu (verilog实现+ 详细注释)☆11Jan 11, 2022Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Feb 26, 2026Updated last week
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 6 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆83Dec 25, 2025Updated 2 months ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.☆36Feb 5, 2026Updated last month
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆94Oct 6, 2025Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆43May 3, 2024Updated last year
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago
- Realizing chaos of fractional order chaotic system☆11Mar 3, 2017Updated 9 years ago
- ☆12Jan 21, 2026Updated last month
- A repository to make changes to the Wiki on GitHub https://github.com/MarkDing/IoT-Developer-Boot-Camp☆10Feb 16, 2023Updated 3 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 27, 2026Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆45Jan 6, 2023Updated 3 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago