Nuclei-Software / nuclei-ai-libraryLinks
Nuclei AI Library Optimized For RISC-V Vector
☆13Updated last month
Alternatives and similar repositories for nuclei-ai-library
Users that are interested in nuclei-ai-library are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆52Updated 4 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆96Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- RV64GC Linux Capable RISC-V Core☆41Updated 3 weeks ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆88Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated this week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆111Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last month
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆32Updated 2 weeks ago
- ☆87Updated last week
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 6 months ago
- systemc建模相关☆27Updated 11 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Hardware design with Chisel☆35Updated 2 years ago
- Pulp virtual platform☆24Updated 4 months ago
- RISC-V Matrix Specification☆23Updated 11 months ago
- ☆35Updated 2 years ago