Nuclei-Software / nuclei-ai-libraryLinks
Nuclei AI Library Optimized For RISC-V Vector
☆13Updated last week
Alternatives and similar repositories for nuclei-ai-library
Users that are interested in nuclei-ai-library are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆95Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 3 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Nuclei Board Labs☆58Updated last year
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆51Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- RV64GC Linux Capable RISC-V Core☆40Updated this week
- Pulp virtual platform☆24Updated 3 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆85Updated 2 years ago
- ☆80Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆32Updated last week
- RISC-V Integrated Matrix Development Repository☆18Updated last week
- LLVM OpenCL C compiler suite for ventus GPGPU☆57Updated 2 weeks ago
- ☆53Updated 6 months ago
- ☆46Updated 5 years ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆76Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- The official NaplesPU hardware code repository☆19Updated 6 years ago