Nuclei-Software / nuclei-ai-libraryLinks
Nuclei AI Library Optimized For RISC-V Vector
☆11Updated 7 months ago
Alternatives and similar repositories for nuclei-ai-library
Users that are interested in nuclei-ai-library are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆92Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last month
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆48Updated 4 years ago
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated 2 weeks ago
- Nuclei Board Labs☆60Updated last year
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆73Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 2 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- ☆15Updated 3 years ago
- XiangShan Frontend Develop Environment☆64Updated this week
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆71Updated this week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆75Updated this week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆44Updated 4 months ago
- ☆32Updated last week