WalkerLau / GPU-CNNLinks
Accelerate convolution neural network for face recognition using GPU
☆12Updated 5 years ago
Alternatives and similar repositories for GPU-CNN
Users that are interested in GPU-CNN are comparing it to the libraries listed below
Sorting:
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- ☆48Updated 6 years ago
- ☆19Updated 6 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆100Updated last week
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- OpenDLA for trying the demo and FPGA solution☆18Updated 3 years ago
- ☆33Updated 2 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago
- ☆35Updated 6 years ago
- ☆71Updated 5 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- ☆14Updated 9 months ago
- ☆23Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- ☆19Updated 8 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Digital Design Lab Spring 2019 Final Project☆13Updated 6 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- MTCNN with convolution reprogramed in c☆14Updated 6 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆34Updated 10 years ago
- ☆14Updated 5 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆27Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Eyeriss chip simulator☆39Updated 5 years ago