SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
☆158Jan 23, 2020Updated 6 years ago
Alternatives and similar repositories for SDSoC-Tutorials
Users that are interested in SDSoC-Tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆84Jul 16, 2020Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 7 years ago
- Xilinx Deep Learning IP☆95May 10, 2021Updated 5 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆12Mar 22, 2024Updated 2 years ago
- ☆343Jun 16, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Aug 25, 2017Updated 9 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆776May 26, 2017Updated 9 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 8 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆791Dec 10, 2019Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- ☆142Oct 24, 2018Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 8 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆105Jun 15, 2026Updated 2 months ago
- Vitis In-Depth Tutorials☆1,607Aug 18, 2026Updated last week
- Board files to build Ultra 96 PYNQ image☆159Sep 14, 2025Updated 11 months ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆513Jan 16, 2026Updated 7 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 6 years ago
- ☆140Jul 16, 2026Updated last month
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆32Jan 26, 2021Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆79Jul 27, 2022Updated 4 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆182Jul 20, 2019Updated 7 years ago
- Vitis Libraries☆1,123Jun 24, 2026Updated 2 months ago
- 中文：☆110Nov 29, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 8 years ago