SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
☆155Jan 23, 2020Updated 6 years ago
Alternatives and similar repositories for SDSoC-Tutorials
Users that are interested in SDSoC-Tutorials are comparing it to the libraries listed below
Sorting:
- ☆83Jul 16, 2020Updated 5 years ago
- Xilinx Deep Learning IP☆94May 10, 2021Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- ☆340Jun 16, 2020Updated 5 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768May 26, 2017Updated 8 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- ☆141Oct 24, 2018Updated 7 years ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆333Oct 25, 2021Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- ☆56Sep 26, 2022Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- SDAccel Development Environment Tutorials☆109Apr 8, 2020Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆786Dec 10, 2019Updated 6 years ago
- Computer Vision Overlays on Pynq☆189Oct 4, 2019Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- meta-petalinux distro layer supporting Xilinx Tools☆100Nov 20, 2025Updated 3 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 4 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆32Jan 26, 2021Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆109Jul 19, 2019Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 7 years ago
- ☆12Aug 10, 2018Updated 7 years ago
- ☆137Nov 26, 2025Updated 3 months ago
- ☆76Jul 27, 2022Updated 3 years ago
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago