SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
☆156Jan 23, 2020Updated 6 years ago
Alternatives and similar repositories for SDSoC-Tutorials
Users that are interested in SDSoC-Tutorials are comparing it to the libraries listed below
Sorting:
- ☆83Jul 16, 2020Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- Xilinx Deep Learning IP☆95May 10, 2021Updated 4 years ago
- ☆341Jun 16, 2020Updated 5 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆769May 26, 2017Updated 8 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- FPGA Accelerator for CNN using Vivado HLS☆338Oct 25, 2021Updated 4 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- SDAccel Development Environment Tutorials☆109Apr 8, 2020Updated 5 years ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- ☆142Oct 24, 2018Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆101Nov 20, 2025Updated 4 months ago
- ☆250Oct 13, 2020Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 6 months ago
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated 2 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- ☆503Jan 16, 2026Updated 2 months ago
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆32Jan 26, 2021Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- ☆136Nov 26, 2025Updated 3 months ago
- ☆76Jul 27, 2022Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Jul 20, 2019Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- Vitis Libraries☆1,077Feb 10, 2026Updated last month
- ☆56Sep 26, 2022Updated 3 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,736Feb 24, 2026Updated 3 weeks ago
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 10 years ago