Xilinx / SDSoC-Tutorials
SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
☆150Updated 5 years ago
Alternatives and similar repositories for SDSoC-Tutorials:
Users that are interested in SDSoC-Tutorials are comparing it to the libraries listed below
- ☆83Updated 4 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- Board files to build Ultra 96 PYNQ image☆154Updated 3 months ago
- ☆117Updated 3 years ago
- ☆105Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- Caffe to VHDL☆67Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- ☆123Updated 4 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- Avnet Board Definition Files☆132Updated 3 months ago
- Vitis HLS Library for FINN☆191Updated last week
- ☆27Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- DPU on PYNQ☆216Updated last year
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- ☆330Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆141Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆68Updated last year
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- PYNQ Composabe Overlays☆71Updated 9 months ago
- SDAccel Development Environment Tutorials☆108Updated 5 years ago